

LETTER • OPEN ACCESS

Thin channel β -Ga₂O₃ MOSFETs with self-aligned refractory metal gates

To cite this article: Kyle J. Liddy et al 2019 Appl. Phys. Express 12 126501

View the article online for updates and enhancements.

You may also like

- Design of selective-area growth compatible fully-vertical GaN p-i-n diodes with dielectric vertical sidewall appended edge termination schemes
 Palash Sarker, Frank P Kelly, Matthew Landi et al.
- A state-of-art review on gallium oxide fieldeffect transistors
 Rundi Qiao, Hongpeng Zhang, Shuting Zhao et al.
- Automatic Detection of Sunspots on Fulldisk Solar Images Using the Simulated Annealing Genetic Method Yunfei Yang, Hongjuan Yang, Xianyong Bai et al.

https://doi.org/10.7567/1882-0786/ab4d1c

Thin channel β-Ga₂O₃ MOSFETs with self-aligned refractory metal gates



Kyle J. Liddy^{1*}, Andrew J. Green², Nolan S. Hendricks², Eric R. Heller³, Neil A. Moser², Kevin D. Leedy², Andreas Popp⁴, Miles T. Lindquist¹, Stephen E. Tetlak², Günter Wagner⁴, Kelson D. Chabak², and Gregg H. Jessen²

¹KBR, Inc., Air Force Research Laboratory Sensors Directorate, WPAFB, OH 45433, United States of America

Received September 9, 2019; revised September 23, 2019; accepted October 10, 2019; published online October 29, 2019

We report the first demonstration of self-aligned gate (SAG) β -Ga₂O₃ metal-oxide-semiconductor field-effect transistors (MOSFETs) as a path toward eliminating source access resistance for low-loss power applications. The SAG process is implemented with a subtractively defined and etched refractory metal, such as Tungsten, combined with ion-implantation. We report experimental and modeled DC performance of a representative SAG device that achieved a maximum transconductance of 35 mS mm⁻¹ and an on-resistance of ~30 Ω mm with a 2.5 μ m gate length. These results highlight the advantage of implant technology for SAG β -Ga₂O₃ MOSFETs enabling future power switching and RF devices with low parasitic resistance. Not subject to copyright in the USA. Contribution of Wright-Patterson AFB

nterest in beta-phase Gallium Oxide (β-Ga₂O₃) as a nextgeneration ultra-wide bandgap semiconductor is due to its potential for use in high efficiency power applications. β -Ga₂O₃ possesses a bandgap of \sim 4.8 eV with an estimated critical field strength (E_c) of $\sim 8 \, \mathrm{MV \, cm}^{-1}$ which is $2 - 3 \times$ higher than GaN and SiC. 1,2) Power switching conduction losses, defined by Baliga's figure of Merit,3) are a cubic function of E_c , and empirical E_c values for β -Ga₂O₃ have already surpassed the theoretical limits for GaN and SiC.⁴⁾ β-Ga₂O₃ metal-oxide-semiconductor field-effect transistors (MOSFETs) have demonstrated the ability to block high voltages near and surpassing 1 kV in depletion^{5–9)} and enhancement $^{10,11)}$ mode operation. For β -Ga₂O₃ RF devices, the Johnson's figure of Merit¹²⁾ compares favorably to GaN as reports of modeled saturation velocity reach as high as $\sim 2 \times 10^7 \, \text{cm s}^{-1.13}$ Low-GHz β -Ga₂O₃ RF power devices have been reported¹⁴⁾ as well as high frequency small signal results with T-gates. 15,16)

Most early device results, however, suffer heavily from resistive parasitic losses both in the drift (R_{drift}) and source access (R_S) regions. The R_S is a critical device parameter that limits device transconductance (G_M) expressed as:

$$G_{M,\text{ext}} \approx G_{M,\text{int}} \cdot (1 + R_s \cdot G_{M,\text{int}})^{-1}.$$
 (1)

 $G_{M,\rm ext}$ is the extrinsic G_M measured in saturation with parasitic losses and $G_{M,\rm int}$ is the intrinsic value. Removal of parasitic resistance such as access resistance ($R_{S,\rm access}$) is imperative for lateral device scaling due to β -Ga₂O₃'s low mobility relative to other materials. For example, the sheet resistance of GaN HEMTs are typically at least an order of magnitude lower than previously reported β -Ga₂O₃ channels.

 β -Ga₂O₃ is amenable to Si ion-implant; therefore, it is the only semiconductor material with a band gap larger than SiC that can be designed with a self-aligned gate (SAG) process. A SAG process was previously reported for β -Ga₂O₃ that eliminated $R_{S,access}$ with better DC performance compared to non-SAG devices. ¹⁷⁾ Here, we expand on the SAG process, device characterization and benchmark the results. The measured $G_{M,ext}$ and I_{DS} is among the highest measured for Ga₂O₃ MOSFETs. A Sentaurus TCAD device simulation is




Fig. 1. (Color online) (a) Schematic of a SAG β -Ga₂O₃ MOSFET, (b) top-down SEM image of a representative 2 × 50 SAG MOSFET with a dashed line indicating the cross-sectioned region, (c) TEM image of gated region showing gate metals and Al₂O₃/ β -Ga₂O₃ interface, (d) HR-TEM image of the W gate electrode, gate oxide and β -Ga₂O₃ substrate, and (e) HR-TEM of the gate oxide and implanted β -Ga₂O₃ channel.

included to support the measured data and predict performance with deep sub-micron gate length scaling.

The device sample was prepared with a single 22 nm thick Si-doped $\beta\text{-}Ga_2O_3$ homoepitaxial channel layer grown by metal organic vapor phase epitaxy directly on a semi-insulating (010) Fe-doped substrate at Leibniz-Institut für Kristallzüchtung -Berlin, Germany. The device fabrication process began by depositing $\sim\!30\,\mathrm{nm}$ of Al_2O_3 by plasma-enhanced atomic layer deposition to serve as the gate dielectric as well as an implant cap. Next, a W refractory metal layer was sputtered and patterned with a Cr hard mask to subtractively define a 2.5 $\mu\mathrm{m}$ W/Cr gate electrode with SF_6 reactive ion etch (RIE) chemistry. A refractory metal gate is



Content from this work may be used under the terms of the Creative Commons Attribution 4.0 license. Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI.

²Air Force Research Laboratory Sensors Directorate, WPAFB, OH 45433, United States of America

³Air Force Research Laboratory Materials and Manufacturing Directorate, WPAFB, OH 45433, United States of America

⁴Leibniz-Institut für Kristallzüchtung (IKZ), Berlin, Germany

^{*}E-mail: kyle.liddy.ctr@us.af.mil




Fig. 2. (Color online) Linear transfer (a), log transfer (b) and output (c) characteristics of an experimental and modeled SAG β -Ga₂O₃ MOSFET with $L_G = 2.5 \mu m$ and $L_{SD} = 2.75 \mu m$, as well as the projected electrical performance of a SAG MOSFET with $L_G = 0.5 \mu m$ and $L_{SD} = 0.75 \mu m$ to show expected effect of device scaling.

vital to a self-aligned process because an Au-based gate metal stack would not remain intact at the required implant activation temperature. Si-implant regions were then patterned with the source-side of the W/Cr gate exposed to eliminate the gate-source region ($L_{GS} = 0 \mu m$), while the gate-drain distance ($L_{\rm GD}$) remained, measuring 0.25 μ m. A shallow Si-implant profile was designed with 10 and 35 keV energies with a total dose of 1×10^{15} ions cm⁻² to achieve a target $1 \times 10^{20} \, \text{cm}^{-3}$ doping concentration. The Si-implant was activated at 900 °C for 120 s using rapid thermal annealing (RTA) in a N2 ambient. Ohmic contact to the implanted regions was achieved with a Ti/Al/Ni/Au evaporated metal stack followed by a 470 °C RTA process for 1 min in a N₂ ambient after removing the implant cap with RIE. Electrical isolation was achieved with inductively coupled plasma/reactive ion etching. Finally, additional Ti/Au gate and interconnect metal was added for device characterization.

Displayed in Fig. 1(a) is a schematic of a representative β -Ga₂O₃ SAG MOSFET. The source–drain distance ($L_{\rm SD}$) between the implanted regions is \sim 2.75 μ m and the gate length (L_G) is \sim 2.5 μ m. Van der Pauw test structures were measured after fabrication to track sheet charge density ($n_{\rm sh}$), sheet resistance ($R_{\rm sh}$) and mobility (μ) with average

values of $n_{\rm sh}=4.96\times10^{12}\,{\rm cm}^{-2},~R_{\rm sh}=2.6\times10^4\,\Omega\,{\rm sq}^{-1},$ and $\mu=48.4\,{\rm cm}^2\,{\rm V}^{-1}\,{\rm s}^{-1},$ respectively. The $R_{\rm sh}$ and R_C of the implanted regions are on the order of $2.0\times10^3\,\Omega\,{\rm sq}^{-1}$ and $1.5\,\Omega$ mm respectively based on measurements from samples with a similar doping profile.

A scanning electron microscope image of the 2×50 SAG MOSFET is shown in Fig. 1(b). High-resolution transmission electron microscopy (HR-TEM) inspection images of the SAG MOSFET were prepared in the regions under the gate and on the source-side of the gate with Si ion-implantation [see Figs. 1(c)–1(e)]. Lattice planes of (010) β -Ga₂O₃ are visible in the implanted region showing no structural defect following the implant activation anneal. Similarly, the gate dielectric appears preserved after 900 °C implant activation with no indication of polycrystalline domains, and the W gate electrode maintains a sharp interface with the gate dielectric layer.

The DC I–V characteristics of the SAG MOSFET are shown in Figs. 2(a)–2(c). The transfer curve is shown in Fig. 2(a) indicating a maximum $G_M = 35 \text{ mS mm}^{-1}$ measured at $V_{\rm DS} = 10 \text{ V}$. The maximum current density ($I_{\rm DS}$) is $\sim 140 \text{ mA mm}^{-1}$ at $V_{\rm DS} = 10 \text{ V}$, while the device demonstrates good pinch-off characteristics with an $I_{\rm ON}/I_{\rm OFF}$ greater than 10^8 . An excellent subthreshold swing of 121 mV dec $^{-1}$




Fig. 3. (Color online) G_M versus L_G Benchmarking of β -Ga₂O₃ FETs from this work (red), historical (black) and a projection applying this process with sub- μ m gate scaling (gray).

was extracted from the log $I_{\rm DS}-V_{\rm GS}$ curve in Fig. 2(b) which is indicative of the strong channel control expected from a large L_G and ultra-thin MOSFET channel. Additionally, no adverse effects of implant activation on gate leakage were observed at $-10\,\rm V$ gate bias [see Fig. 2(b)]. The output family of curves is displayed in Fig. 2(c) obtained over a range of $V_{\rm GS}$ from +4 to $-2\,\rm V$ including an on-resistance $(R_{\rm ON})$ of $30\,\Omega$ mm at $V_{\rm GS}=4\,\rm V$ calculated from a linear fit at small $V_{\rm DS}$. The $R_{\rm ON}$ near the ideal flat-band voltage $(V_G=0)$ was calculated with a series resistance model based on the sum of contact resistance (R_C) , access resistance $(R_{\rm access})$, channel resistance $(R_{\rm channel})$, and drift region $(R_{\rm drift})$ to be $\sim 73\,\Omega$ mm which is in good agreement with $\sim 70\,\Omega$ mm extracted from the model and measurement in Fig. 2(c).

The modeled results in Figs. 2(a)–2(c) (solid lines) were constructed by solving the drift-diffusion electron transport equation in ISE Sentaurus Device of the same SAG MOSFET. The model uses dimensions extracted from TEM measurements, as well as material properties ($n_{\rm sh}$, μ , $R_{\rm sh}$) from the measured device or nearest test structure. The Al₂O₃ thickness was also extracted from the HR-TEM image, and the dielectric constant was assumed to be 9.6. The model is in excellent agreement with the measured results with only some deviation at forward gate bias. The discrepancy is likely due to ideal assumptions concerning electron accumulation, channel doping uniformity, and trapping effects. Thermal effects were not considered but are expected to have an impact at higher $V_{\rm DS}$ and V_G bias and especially for an aggressively scaled device (e.g. where dissipated power is greater). Modeling of the same device with $L_G = 0.5 \,\mu\mathrm{m}$ is included (gray) here to observe the benefits of L_G scaling under the assumption that temperature will be effectively managed, such as by pulsed operation. With a reduced gate length, a significant improvement in G_M , I_{DS} , and R_{ON} to 60 mS mm⁻¹, 350 mA mm⁻¹ and 17 Ω mm respectively, is expected. This illustrates the potential for future highperformance Ga₂O₃ devices with deep sub-micron gate length and vertically scaled epitaxial device designs.

Benchmarking of these results in Fig. 3 shows a plot of G_M versus L_G for SAG β -Ga₂O₃ MOSFETs in this work compared to β -Ga₂O₃ devices reported in the literature. With the exception of vertically scaled delta-doped β -Ga₂O₃ MESFETs, the G_M results are state-of-the-art and achieved with a large

gate length. Significant improvements are expected with deep sub-micron gate length scaling following the $G_{M,\text{ext}} \approx v_{\text{ext}} \cdot C_{\text{GS}}/L_G$ relationship where v_{ext} and C_{GS} are extrinsic electron velocity and gate–source capacitance, respectively. Further reduction in access resistance can occur by optimizing implant sheet and contact resistance. For example, in our reported MOSFET, the implant R_{SH} accounts for approximately 15% of the total device resistance.

We have presented the first SAG β -Ga₂O₃ MOSFET using a refractory metal gate-first design with Si ion-implantation. The SAG process eliminates source access resistance with among the highest G_M values reported for β -Ga₂O₃ MOSFETs. The data was compared with a physics-based device simulation which shows strong agreement with the measured results. Additionally, the potential of this process was shown via a device model with gate scaling applied. The SAG process will be essential for future β -Ga₂O₃ device engineering to achieve high-performance, ultra-low power loss devices.

Acknowledgments The authors would like to acknowledge the Air Force Office of Scientific Research (AFOSR), who supported this work under grant FA9550-17-1-0279.

ORCID iDs Kyle J. Liddy (1) https://orcid.org/0000-0003-4412-7073

- M. Higashiwaki, K. Sasaki, A. Kuramata, T. Masui, and S. Yamakoshi, "Gallium oxide (Ga₂O₃) metal-semiconductor field-effect transistors on single-crystal β-Ga₂O₃ (010) substrates," Appl. Phys. Lett. 100, 1 (2012).
- 2) M. Higashiwaki, K. Sasaki, T. Kamimura, M. H. Wong, D. Krishnamurthy, A. Kuramata, T. Masui, and S. Yamakoshi, "Depletion-mode Ga₂O₃ metaloxide-semiconductor field-effect transistors on β-Ga₂O₃ (010) substrates and temperature dependence of their device characteristics," Appl. Phys. Lett. 103, 1 (2013).
- B. J. Baliga, "Semiconductors for high-voltage, vertical channel field-effect transistors," J. Appl. Phys. 53, 1759 (1982).
- A. Green et al., "3.8 MV cm⁻¹ breakdown strength of MOVPE-Grown Sndoped β-Ga₂O₃ MOSFETs," IEEE Electron Device Lett. 37, 902 (2016).
- 5) M. H. Wong, K. Sasaki, A. Kuramata, S. Tamakoshi, and M. Higashiwaki, "Field-Plated Ga₂O₃ MOSFETs with a breakdown voltage of over 750 V," IEEE Electron Device Lett. 37, 212 (2016).
- 6) K. Zeng, A. Vaidya, and U. Singisetti, "1.85 kV breakdown voltage in lateral field-plated Ga₂O₃ MOSFETS," Electron Device Lett. 39, 1385 (2018).
- C. Joishi et al., "Breakdown Characteristics of β-(Al_{0.22}Ga_{0.78})₂O₃/Ga₂O₃ field-plated modulation-doped field-effect transistors," IEEE Electron Device Lett. 40, 1241 (2019).
- 8) K. Tetzner et al., "Lateral 1.8 kV β-Ga₂O₃ MOSFET With 155 MW cm⁻² power figure of merit," IEEE Electron Device Lett. 40, 1503 (2019).
- J. K. Mun, K. Cho, W. Chang, H.-W. Jung, and J. Do (ed.) "Editors' Choice—2.32 kV breakdown voltage lateral β-Ga₂O₃ MOSFETs with source-connected field plate," ECS J. Solid State Sci. Technol. 8, Q3079 (2019).
- 10) K. Chabak et al., "Enhancement-Mode Ga₂O₃ Wrap-Gate Fin field-effect-transistors on Native (100) β-Ga₂O₃ substrate with high breakdown voltage," Appl. Phys. Lett. 109, 213501 (2016).
- 11) Z. Hu, K. Nomoto, W. Li, N. Tanen, K. Sasaki, A. Kuramata, T. Nakamura, D. Jena, and H. G. Xing, "Enhancement-mode Ga₂O₃ vertical transistors with breakdown voltage >1 kV," Electron Device Lett. 39, 869 (2018).
- 12) E. O. Johnson, "Physical limitations on frequency and power parameters of transistors," RCA Rev. 26, 163 (1965).
- 13) K. Ghosh and U. Singisetti, "Ab initio velocity-field curves in monoclinic β-Ga₂O₃," J. Appl. Phys. 122, 035702-1 (2017).
- 14) A. J. Green et al., "β-Ga₂O₃ MOSFETs for radio frequency operation," Electron Device Lett. 38, 790 (2017).
- 15) Z. Xia et al., "β-Ga₂O₃ delta-doped field-effect transistors with current gain cutoff frequency of 27 GHz," Electron Device Lett. 40, 1052 (2019).
- 16) K. D. Chabak, D. E. Walker, A. J. Green, A. Crespo, M. Lindquist, K. Leedy, S. Tetlak, R. Gilbert, N. A. Moser, and G. Jessen, "Sub-micron gallium oxide radio frequency field-effect transistors," IEEE MTT-S Int. Microwave Workshop Series on Advanced Materials and Processes for RF and THz Applications, Conf. paper, 2018.

- 17) K. J. Liddy et al., "Self-aligned gate thin-channel β-Ga₂O₃ MOSFETs," Conf. paper, 77th Device Research Conf., 2019.
- 18) M. Baldini, Z. Galazka, and G. Wagner, "Recent progress in the growth of β-Ga₂O₃ for power electronics applications," Mater. Sci. Semicond. Process. 78, 132 (2018).
- 19) H. Dong et al., "Fast switching β-Ga₂O₃ power MOSFET with a trench-gate structure," Electron Device Lett. (2019), early access article.
- 20) H. Zhou, M. Si, S. Alghamdi, G. Qiu, L. Y. Peide, and D. Ye, "High-performance depletion/enhancement-mode β-Ga₂O₃ on insulator (GOOI)
- field-effect transistors with record drain currents of 600/450 mA mm⁻¹," Electron Device Lett. **38**, 103 (2017).
- 21) Z. Xia, C. Joishi, S. Krishnamoorthy, S. Bajaj, Y. Zhang, M. Brenner, S. Lodha, and S. Rajan, "Delta doped β-Ga₂O₃ field effect transistors with regrown ohmic contacts," Electron Device Lett. 39, 568 (2018).
- 22) K. D. Chabak et al., "Recessed-gate enhancement-mode β-Ga₂O₃ MOSFETs," Electron Device Lett. 39, 67 (2018).
- 23) Y. Lv et al., "Source-Field-Plated β-Ga₂O₃ MOSFET with record power figure of merit of 50.4 MW cm⁻²," Electron Device Lett. 40, 83 (2019).