REGULAR PAPER

Investigation of interface state density near conduction band edge of 4H-SiC MOSFET based on inversion capacitance and drain-current characteristics

To cite this article: Shintaroh Sato et al 2020 Jpn. J. Appl. Phys. 59 SGGD09

View the <u>article online</u> for updates and enhancements.

You may also like

- <u>Sub-1-V-60 nm vertical body channel</u> <u>MOSFET-based six-transistor static</u> <u>random access memory array with wide</u> <u>noise margin and excellent power delay</u> <u>product and its optimization with the cell</u> <u>ratio on static random access memory cell</u> **Ryosuke Ogasawara and Tetsuo Endoh**
- <u>Cross-point-type spin-transfer-torque</u> magnetoresistive random access memory cell with multi-pillar vertical body channel <u>MOSFET</u> Taro Sasaki and Tetsuo Endoh
- An Online Junction Temperature Monitoring Method for SiC MOSFET Based on Drain-source Voltage Change Rate During Turn-on Transient Yahui Guo, Peng Sun, Huanlin Li et al.





Investigation of interface state density near conduction band edge of 4H-SiC MOSFET based on inversion capacitance and drain-current characteristics

Shintaroh Sato*, Keisuke Kobayashi, Yuki Mori, Digh Hisamoto, and Akio Shima

Research & Development Group, Hitachi Ltd., Higashi-Koigakubo 1-280, Kokubunji-shi, Tokyo 185-8601, Japan

*E-mail: shitaroh.sato.hn@hitachi.com

Received October 1, 2019; revised December 2, 2019; accepted January 7, 2020; published online February 19, 2020

We propose a simple method to evaluate interface state density (D_{tt}) near the conduction band edge of 4H-SiC MOSFETs, which is difficult to observe by conventional methods although it degrades device characteristics. We focus on a capacitance–voltage method with inversion capacitance, applying high voltage to a set reference point where almost all traps are occupied and sweeping downward gradually. Our method is applicable for mass production because of the convenient sequence. We also demonstrate that the device characteristics calculated based on the extracted D_{tt} are in good agreement with the measured characteristics. © 2020 The Japan Society of Applied Physics

1. Introduction

Silicon carbide (SiC) metal–oxide–semiconductor field-effect transistors (MOSFETs) have been recognized as next-generation power devices^{1–4)} and circuit elements that can be used in harsh environments, i.e. high temperatures^{5–8)} and high radiative conditions.^{9–12)} To design a circuit with SiC devices, a device model is needed. However, it is difficult to substitute the conventional model because the interface trap density, $D_{\rm it}$, of SiC MOSFETs is too large.

Conventionally, the high-low method, 13,14 conductance method, 15,16 Gray-Brown method $^{17-19}$ and capacitance-surface-potential method 20,21 have been used to measure $D_{\rm it}$ with accumulation capacitance. The measurable energy range is 0.2–0.6 eV, whereas shallower traps that were not obtained by the above-mentioned methods would dominate the on-state characteristics of SiC MOSFETs.

The recent progress with Hall measurement has made it possible to evaluate such shallow traps. Saku et al. pointed out that the density of free electrons, n_{free} , is not equal to the total density of inversion layer electrons, n_{total} , if a substantial amount of the electrons in the inversion layer are trapped. Therefore, the effective mobility, μ_{eff} , is also not equal to the actual electron mobility, μ_{n} .²²⁾ Hatakeyama et al. measured the dependency of the ratio of n_{free} and n_{total} on the postoxidation annealing time in nitric oxide at 1250 °C.²³⁾ These methods make it possible to estimate the fundamental properties of the SiO₂/SiC interface.^{24–26)}

However, Hall measurement is not suitable for wafer-level testing in mass production. To provide device models for design circuits, the development of a simpler measurement technique is required.

We focused on the difference between shallow and deep traps. Generally, shallow traps originate from the physical properties of SiC, e.g., atomic staking configuration²⁷⁾ or carbon-related defects,²⁸⁾ and their density is typically greater than that of deep traps. In terms of the device characteristics, deep and shallow traps influence subthreshold and on-state characteristics, respectively. The former can cause the hysteresis effect due to its long time constants and prevents us from obtaining the correct measurement results. Therefore, we set the initial gate bias large enough to invert the channel sufficiently and to occupy all traps. Then the gate voltage is

swept gradually so as not to cause fluctuation of the trapped charge from deep level traps in the capacitance–voltage (C-V) and I_d-V_g measurement. By suppressing the hysteresis effects, we estimated the D_{it} with inversion capacitance of a 4H-SiC n-channel MOSFET in p-well, though an MOS capacitor on n-substrate was used conventionally. Consequently, we obtained shallower D_{it} .

We showed the relationship of D_{it} with the C-V curve and I_d-V_g curve in "Ref. 29") By using this method, shallow traps would be easily measurable once we had obtained the correct C-V curve. In this report, we will give the detail of our model and demonstrate a simple and proper measurement method for shallow interface traps and their impact on device characteristics.

We evaluated the validity of our measurement method by the quasi-static C–V (QSCV) method. Then we estimated D_{it} with the results of QSCV. Finally, we measured and calculated I_d –V_g characteristics using the Pao–Sah double integral (PSDI).

2. Fabrication and experimental method

A lateral n-channel SiC MOSFET was fabricated by the following process. P-well regions were formed by ion implantation, $N_a = 4 \times 10^{17} \text{ cm}^{-3}$, on an n-type 4H-SiC (0001) substrate. Then, p-type and n-type contact regions were formed. The acceptor and donor ions were Al and N, respectively. They received 50 nm thick gate oxide deposited by chemical vapor deposition. Post-oxidation annealing was conducted in a nitric-oxide-containing atmosphere. The phosphorus-doped n-type gate poly-Si was deposited and patterned. Electric contact between the substrate and the metal electrode was made. Channel length and width were 100 μ m and 200 μ m, respectively.

We measured the *C*–*V* curve by the QSCV method with Keysight B1500A semiconductor device analyzer. Hold and integration time were 1 s and 40 ms, respectively. We also measured the I_d-V_g characteristics with 4156C semiconductor parameter analyzer, $V_d = 50$ mV. As to the gate voltage, two ways were tested, from +20 V to -20 V and from -20 V to +20 V. For $V_g = +20$ V, the MOSFET is in the on-state so that the conduction band edge of the SiC approaches the Fermi level. Therefore, the evaluated energy range was low, between about 0.05 eV and 0.2 eV. The theoretical C-V curve was calculated by³⁰⁾

$$C_{\rm s}(\psi_{\rm s}, N_{\rm a}, T) = \frac{\mathrm{d}Q_{\rm s}(\psi_{\rm s}, N_{\rm a}, T)}{\mathrm{d}\psi_{\rm s}} \tag{1}$$

$$C_{\rm g}(\psi_{\rm s}, N_{\rm a}, T) = \frac{C_{\rm ox} C_{\rm s}(\psi_{\rm s}, N_{\rm a}, T)}{C_{\rm ox} + C_{\rm s}(\psi_{\rm s})}$$
(2)

$$V_{\rm g} = \psi_{\rm s} + \varphi_{\rm MS} - \frac{Q_{\rm s}(\psi_{\rm s}, N_{\rm a}, T) + Q_{\rm ox}}{C_{\rm ox}}$$
(3)

where C_s is the SiC capacitance per area, ψ_s is the surface potential, N_a is the acceptor density, T is the temperature, C_g is the gate capacitance of MOSFET per area, C_{ox} is the gate oxide capacitance per area, V_g is the gate voltage, φ_{MS} is the work function difference between poly-Si and SiC and Q_{ox} is the equivalent oxide charge. We fitted the measurement results of the QSCV characteristic, C_{QS} , with fitting parameters, N_a , Q_{ox} and C_{ox} . We also calculated the flat band voltage with them in advance for the D_{it} estimation.

Then, we calculated $D_{\rm it}$ with³¹⁾

$$D_{\rm it} = \frac{C_{\rm QS}(\psi_{\rm s}) - C_{\rm s}(\psi_{\rm s})}{q^2} \tag{4}$$

where q is elementally charged. $\psi_{\rm s}$ was for $C_{\rm QS}$ estimated with

$$\psi_{\rm s}(V_{\rm g}) = \int \left(1 - \frac{C_{\rm QS}(V_{\rm g})}{C_{\rm ox}}\right) dV_{\rm g} + A \tag{5}$$

where A is an integral constant which was determined so that $\psi_s = 0$ V at flat band voltage.

For the following calculation of I_{ds} , we supposed that D_{it} was described as³²⁾

$$D_{\rm it} = D_{\rm it}^{\rm mid} + D_{\rm it}^{\rm edge} \exp\left(\frac{E - E_{\rm c}^{T_0}}{\sigma}\right). \tag{6}$$

Then we fitted D_{it} with D_{it}^{mid} , D_{it}^{edge} and σ .

Next, we calculated the I_d - V_d characteristic with PSDI:

$$I_{\rm ds} = \pm q \mu \frac{W_{\rm g}}{L_{\rm g}} \int_0^{V_{\rm ds}} \left(\int_{\delta}^{\psi_{\rm s}} \frac{\left(\frac{n_i^2(T)}{N_{\rm a}}\right) e^{\frac{q(\psi-V)}{k_{\rm B}T}}}{E(\psi, V_{\rm d}, T)} \mathrm{d}\psi \right) \mathrm{d}V \tag{7}$$

where μ is the channel motility, W_g is the gate width, L_g is the gate length and $E(\psi, V_d, T)$ is the electric field in the gate oxide. Gate voltage was

$$V_{\rm g} = \psi_{\rm s} + \varphi_{\rm MS} - \frac{Q_{\rm s}(\psi_{\rm s}) + Q_{\rm ox}}{C_{\rm ox}} - \frac{qN_{\rm it}(\psi_{\rm s}, T)}{C_{\rm ox}} \tag{8}$$

$$N_{\rm it} = \int_{E_{\rm i}}^{E_{\rm c}} D_{\rm it}(E) f(E, T) dE \tag{9}$$

where E_i is the intrinsic Fermi level, E_c is the conduction band energy, f(E, T) is the Fermi–Dirac distribution, T is the temperature and N_{it} is the total number of interface traps.

In our model, once we obtain D_{it} distribution in proper measurement, we can incorporate D_{it} effect for I_d-V_g calculation with Eqs. (8) and (9). For the calculation of I_{ds} , we used N_a and Q_{ox} from the QSCV result as constant values. Then we fitted the measured I_{ds} by μ in the on-state region. In this study, we adjusted D_{it}^{mid} and D_{it}^{edge} by a constant factor. Finally, we estimated the trapped charge by interface trap sites by the gate-voltage shift, ΔV_g , on I_d-V_g characteristics.

$$\Delta V_{\rm g} = \frac{qN_{\rm it}}{C_{\rm ox}}.$$
 (10)

3. Results

)

Figure 1 plots the QSCV measurement results with downsweep. All *C*–*V* characteristics matched each other. On the other hand, Fig. 2 shows those results with up-sweep. For reference, it also plots the result with down-sweep from 20 V to -10 V as shown by the broken line. These depended on the initial negative gate voltage. Particularly for $V_g < -3.0$ V, *C*–*V* characteristics shifted negatively, while they were consistent with each other for $V_g > -3.0$ V.

To clarify what type of charge caused the hysteresis in the QSCV measurement, we calculated the energy band diagram at the SiC/SiO₂ interface. Figure 3 shows the calculated energy diagram. As shown by the blue broken line, $E_i = E_F$ at the SiO₂/SiC interface (x = 0) for $V_g = -2.5$ V. Figure 3 also plots E_i for $V_g = -5.0$ V, as shown by the red line and supposed distribution of donor-like and acceptor-like states. Donor-like states upper E_F were positively charged. These charges caused a negative shift of C-V characteristics because they have a long time constant. It is worth pointing out that we could eliminate the hysteresis by applying high voltage and by sweeping downward gradually.

Figure 4 plots the measurement result of QSCV with down-sweep and the calculation result. Both results were in good agreement with each other. This is the second reason why the down-sweep measurement is the correct way for SiC MOSFETs.

In the region labeled (a), the measurement results were exclusively fitted by C_{ox} . In region (b), we fitted the slope by N_{a} and Q_{ox} . Then we obtained integral constant A in Eq. (5) so that $\psi_{\text{s}} = 0$ V at flat band voltage. If the gate voltage swept upward in this region, hysteresis prevented us from fitting and obtaining those parameters.

Extracted parameters were $C_{\rm ox} = 6.80 \times 10^{-8} \,\mathrm{F \, cm^{-2}}$ (gate oxide thickness, $t_{\rm ox} = 49.5 \,\mathrm{nm}$), $N_{\rm a} = 4.00 \times 10^{17} \,\mathrm{cm^{3}}$ and $Q_{\rm ox}/q = 3.10 \times 10^{12} \,\mathrm{cm^{2}}$.



Fig. 1. (Color online) QSCV results by down gate sweep. All *C*–*V* characteristics matched each other.



Fig. 2. (Color online) QSCV results by up gate sweep. It also plots the result with down-sweep from 20 V to -10 V (broken line).



Fig. 3. (Color online) Calculated energy diagram and supposed distribution of mid-gap traps for $V_g = -5.0$ V. Donor-like state upper EF was positively charged.

In the region labeled (c), the measured C-V curve was broadened in the positive direction because the negative trapped charges due to the interface trap states shifted the



Fig. 5. (Color online) Dit distribution calculated by the C-V method with inversion capacitance of an n-channel MOSFET.

gate voltage. We calculated D_{it} by these differences between measurement and calculation results with Eqs. (4) and (5).

Figure 5 shows the estimated D_{it} distribution. We measured shallower interface trap density than the conventional method. It was in the order of 10¹³. These huge amounts of D_{it} affect device characteristics.

We calculated I_{d} - V_{g} characteristics with D_{it} based on QSCV results and Ref. 3 using Eq. (6). Figure 5 also plots D_{it} distribution for $I_{\rm d}$ - $V_{\rm g}$ calculation as shown by the blue line. The fitting parameters were the following: $\mu = 22 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, $\sigma = 0.07 \text{ eV}$, $D_{\text{it}}^{\text{mid}} = 3.0 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ and $D_{\text{it}}^{\text{edge}} =$ $4.5 \times 10^{13} \,\mathrm{cm}^{-2} \,\mathrm{eV}^{-1}$.

Figure 6 shows the calculation and measurement results of the $I_{\rm d}-V_{\rm g}$ characteristic (black circle and red solid line, respectively). Both characteristics were consistent with each other from the subthreshold region to the on-state region. This indicates the validity of the estimated D_{it} because deep and shallow level traps affect the former and latter, respectively.

Then we estimated that total trapped charge at the SiC/SiO₂ interface for $V_g = 20 \text{ V}$ with Eq. (9) and the gate voltage shift with Eq. (10). The results were $N_{\rm it} = 4.9 \times 10^{12} \,{\rm cm}^{-2}$ and $\Delta V_{\rm g} = 11.5 \,{\rm V}$, respectively. This



Fig. 4. (Color online) C-V characteristics of n-channel MOSFET.



Fig. 6. (Color online) Measurement and calculation result of $I_d - V_g$.

indicates that such a huge gate voltage shift occurred in strong inversion.

To estimate the amount of $D_{\rm it}$ effect, we also calculated the $I_{\rm d}-V_{\rm g}$ characteristic without interface traps, as shown by the blue broken line. The difference in subthreshold voltage, $V_{\rm th}$, between the red and blue line was about 12 V. This is almost the same value of estimation by QSCV, $\Delta V_{\rm g} = 11.5$ V.

The consistency of these two results indicates the validity of our method. In addition, our method gave an insight into the overdrive voltage, V_{over} , which is defined from subthreshold to gate-source voltage ($V_{over} = V_{gs} - V_{th}$). According to our calculation, ideal V_{over} was about 20 V. On the other hand, measured V_{over} decreased to about 10 V. It is, indeed, almost half of the ideal value. Consequently, huge D_{it} at SiC/SiO₂ caused the degradation of device characteristics.

4. Conclusions

We estimate interface trap density by QSCV measurement with an n-channel SiC MOSFET. Sweeping V_g downward from high voltage avoided hysteresis effects due to the midgap state and gave us the distribution of the shallow traps at 0.2 eV energy depth from the conduction band edge, which was of the order of 10^{13} . We demonstrated that this huge amount of interface traps caused the gate overdrive voltage degradation in I_d-V_g characteristics. Because the proposed method is so simple that it can be used for wafer-level testing in mass production, it will open up new opportunities to improve device performance and circuit operation.

- M. Bhatnagar and B. J. Baliga, "Comparison of 6H-SiC, 3C-SiC, and Si for power devices," IEEE Trans. Electron Devices 40, 645 (1993).
- H. Matsunami, "Current SiC technology for power electronic devices beyond Si," Microelectron. Eng. 83, 2 (2006).
- J. A. Cooperjr and A. Agarwal, "SiC power-switching devices—the second electronics revolution?," Proc. IEEE 90, 956 (2002).
- T. Kimoto, "Material science and device physics in SiC technology for high-voltage power devices," Jpn. J. Appl. Phys. 54, 040103 (2015).
- J. B. Casady and R. W. Johnson, "Status of silicon carbide (SiC) as a widebandgap semiconductor for high-temperature applications: a review," Solid-State Electron. 39, 1409 (1996).
- P. G. Neudeck, R. S. Okojie, and L. Y. Chen, "High-temperature electronics—a role for wide bandgap semiconductors?," Proc. IEEE 90, 1065 (2002).
- D. J. Young, J. Du, C. A. Zorman, and W. H. Ko, "High-temperature single-crystal 3C-SiC capacitive pressure sensor," IEEE Sensors J. 4, 464 (2004).
- M. Le-Huu, F. F. Schrey, M. Grieb, H. Schmitt, V. Haeublein, A. J. Bauer, and L. Frey, "NMOS logic circuits using 4H-SiC MOSFETs for high temperature applications," *Materials Science Forum* 2010, Vol. 645, 1143.
- Y. Katoh, L. L. Snead, I. Szlufarska, and W. J. Weber, "Radiation effects in SiC for nuclear structural applications," Curr. Opin. Solid State Mater. Sci. 16, 143 (2012).
- 10) J. B. Malherbe, "Diffusion of fission products and radiation damage in SiC," J. Phys. D: Appl. Phys. 46, 473001 (2013).

- S. Kondo, T. Koyanagi, and T. Hinoki, "Irradiation creep of 3C–SiC and microstructural understanding of the underlying mechanisms," J. Nucl. Mater. 448, 487 (2014).
- 12) A. I. Ryazanov, A. V. Klaptsov, A. Kohyama, and H. Kishimoto, "Radiation swelling of SiC under neutron irradiation," J. Nucl. Mater. 307, 1107 (2002).
- 13) N. S. Saks, S. S. Mani, and A. K. Agarwal, "Interface trap profile near the band edges at the 4H-SiC/SiO₂ interface," Appl. Phys. Lett. 76, 2250 (2000).
- 14) K. Fukuda, W. J. Cho, K. Arai, S. Suzuki, J. Senzaki, and T. Tanaka, "Effect of oxidation method and post-oxidation annealing on interface properties of metal–oxide–semiconductor structures formed on n-type 4H-SiC C (0001) face," Appl. Phys. Lett. 77, 866 (2000).
- 15) H. Yano, T. Kimoto, and H. Matsunami, "Shallow states at SiO 2/4 H-SiC interface on (1120) and (0001) faces," Appl. Phys. Lett. 81, 301 (2002).
- 16) S. Nakazawa, T. Okuda, J. Suda, T. Nakamura, and T. Kimoto, "Interface properties of 4H-SiC 112⁻⁰ and 11⁻⁰⁰ MOS structures annealed in NO," IEEE Trans. Electron Devices 62, 309 (2014).
- 17) P. V. Gray and D. M. Brown, "Density of SiO₂–Si interface states," Appl. Phys. Lett. 8, 31 (1966).
- 18) S. Dhar, X. D. Chen, P. M. Mooney, J. R. Williams, and L. C. Feldman, "Ultrashallow defect states at SiO2/4 H–Si C interfaces," Appl. Phys. Lett. 92, 102112 (2008).
- 19) H. Yoshioka, J. Senzaki, A. Shimozato, Y. Tanaka, and H. Okumura, "N-channel field-effect mobility inversely proportional to the interface state density at the conduction band edges of SiO₂/4H-SiC interfaces," AIP Adv. 5, 017109. H (2015).
- 20) H. Yoshioka, T. Nakamura, and T. Kimoto, "Accurate evaluation of interface state density in SiC metal–oxide–semiconductor structures using surface potential based on depletion capacitance," J. Appl. Phys. 111, 014502-1 (2012).
- H. Yoshioka, T. Nakamura, and T. Kimoto, "Generation of very fast states by nitridation of the SiO₂/SiC interface," J. Appl. Phys. **112**, 024520 (2012).
- 22) N. S. Saks and A. K. Agarwal, "Hall mobility and free electron density at the SiC/SiO₂ interface in 4H–SiC," Appl. Phys. Lett. **77**, 3281 (2000).
- 23) T. Hatakeyama, Y. Kiuchi, M. Sometani, S. Harada, D. Okamoto, H. Yano, and H. Okumura, "Characterization of traps at nitrided SiO₂/SiC interfaces near the conduction band edge by using Hall effect measurements," Appl. Phys. Express 10, 046601 (2017).
- 24) T. Ohashi, Y. Nakabayashi, and R. Iijima, "Investigation of the universal mobility of SiC MOSFETs using wet oxide insulators on carbon face with low interface state density," IEEE Trans. Electron Devices 65, 2707 (2018).
- 25) M. Hauck, J. Lehmeyer, G. Pobegen, H. B. Weber, and M. Krieger, "An adapted method for analyzing 4H silicon carbide metal-oxide-semiconductor field-effect transistors," Commun. Phys. 2, 5 (2019).
- 26) M. Noguchi, T. Iwamatsu, H. Amishiro, H. Watanabe, N. Miura, K. Kita, and S. Yamakawa, "Carrier transport properties in inversion layer of Si-face 4H–SiC MOSFET with nitrided oxide," Jpn. J. Appl. Phys. 58, 031004 (2019).
- 27) Y. I. Matsushita and A. Oshiyama, "A novel intrinsic interface state controlled by atomic stacking sequence at interfaces of SiC/SiO₂," Nano Lett. 17, 6458 (2017).
- 28) Y. I. Matsushita and A. Oshiyama, "Structural stability and energy levels of carbon-related defects in amorphous SiO₂ and its interface with SiC," Jpn. J. Appl. Phys. 57, 125701 (2018).
- 29) S. Sato, K. Kobayashi, Y. Mori, D. Hisamoto, and A. Shima, "Practical extraction method of interface state density near conduction band edge of 4H-SiC MOSFET channel," Solid State Devices and Materials, 2019, K-6-04.
- 30) Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices (Cambridge University Press, Cambridge, 2013).
- 31) E. H. Nicollian and J. R. Brews, MOS (Metal Oxide Semiconductor) Physics and Technology (Wiley, New York, 1982) Vol. 1987.
- 32) S. Potbhare, N. Goldsman, A. Lelis, J. M. McGarrity, F. B. McLean, and D. Habersat, "A physical model of high temperature 4H-SiC MOSFETs," IEEE Trans. Electron Devices 55, 2029 (2008).