

# Review of Some Critical Aspects of Ge and GeOI Substrates

To cite this article: Laurent CLAVELIER et al 2006 Meet. Abstr. MA2006-02 1481

View the article online for updates and enhancements.

### You may also like

- Fabrication of Ge-on-insulator wafers by Smart-Cut<sup>1M</sup> with thermal management for undamaged donor Ge wafers Munho Kim, Sang June Cho, Yash Jayeshbhai Dave et al.
- <u>Analysis of switching characteristics for</u> <u>negative capacitance ultra-thin-body</u> <u>germanium-on-insulator MOSFETs</u> Vita Pi-Ho Hu and Pin-Chieh Chiu
- <u>(Invited) High Performance UTB GeOl n</u> and <u>pMOSFETs Featuring HEtero-Layer-</u> <u>Lift-Off (HELLO) Technology</u> Wen Hsin Chang, Toshifumi Irisawa, Hiroyuki Ishii et al.



#### **Review of Some Critical Aspects** of Ge and GeOI Substrates

L. Clavelier<sup>1</sup>, C. Le Royer<sup>1</sup>, Y. Morand<sup>2</sup>, C. Deguet<sup>1</sup>, C. Tabone<sup>1</sup>, J.F. Damlencourt<sup>1</sup>, J.M. Hartmann<sup>1</sup>, O. Kermarrec<sup>2</sup>, S. Lagrasta<sup>2</sup>, Y. Campidelli<sup>2</sup>, S. Descombes<sup>2</sup>, L. Sanchez<sup>1</sup>, T. Akastu<sup>3</sup>, T. Signamarcheix<sup>3</sup>, A. Rigny<sup>3</sup>, D. Bensahel<sup>2</sup>, N. Kernevez<sup>1</sup>, S. Deleonibus<sup>1</sup>

<sup>1</sup> CEA - DRT – LETI, 17 Av des Martyrs, Grenoble, France STMicroeletronics, 850 rue Jean Monnet, Crolles, France SOITEC S.A, Parc Tech. des Fontaines, Bernin, France

This paper is a review of the different types of Germanium (Ge) and Ge On Insulator (GeOI) substrates, their critical aspects and their main applications.

Substrates for Ge bulk channel devices

Two types of pure Ge substrates are studied nowadays: Bulk wafers and thick Ge epitaxial layers on Silicon (Ge/Si).

Ge Bulk Substrates (GBS). Today, the best crystalline quality Ge wafers in the market are GBS with an Etch Pit Density (EPD) said to be 0 counts/cm<sup>2</sup> [1]. Those wafers are commercially available, with different doping types, levels and orientation. However, both economical reasons (Ge is a rare material: around 5E-4 % of the earth's crust [2]) and technical reasons (Ge is 2.5 denser than Si and suffers from mechanical weakness; the handling of Ge wafers can thus be an issue) may be a limitation to the use of these substrates for the micro-electronics mass market.

Ge/Si substrates (GSS). The other type of Ge substrates is epitaxial (GSS). They are obtained through an epitaxy of Ge on Si. Due to the 4.2% lattice parameter mismatch between Ge and Si, the critical thickness for plastic relaxation is reached after a few nm of Ge, limit at which dislocations appear. The two techniques used to obtain such substrates with reduced TDD (Treading Dislocations Density) call upon either thick SiGe buffers or low temperature / high temperature growth strategies. The first one uses a Si<sub>1-x</sub>Ge<sub>x</sub> graded buffer (with x varying from 0% up to 100% at roughly 10% per µm) on top of which a pure Ge layer is grown, leading to more than 10µm thick stacks [3]. The second technique requires the stacking of a high growth temperature Ge layer on top of a low growth temperature Ge layer, itself on Si (001), with some subsequent thermal cycling [4], leading to a less than 3µm thick epitaxial layer. The TDD obtained with these two techniques is between  $1^{E}6$  and  $1^{E}7$  per cm<sup>2</sup>. The GSS, due to their Si like mechanical behavior and their reduced cost (compared to GBS and graded buffer substrates), are attractive. However, the impact of their high TDD values has yet to be evaluated on device performances and may lead to a poor manufacturing yield. Thus, their uses will probably be limited to R&D.

#### **Germanium On Insulator Substrates**

GeOI substrates benefit from both bulk Ge properties (transport properties, lattice parameter) and "On Insulator" advantages (for microelectronic applications: better electrostatic control i.e. less short channel effect, reduced junction capacitances and lower substrate coupling in RF). Another main advantage of GeOI substrates is the limited quantity of Ge used to obtain such a substrate but also its mechanical behavior, which is close to the one of a Si wafer. In this section, we will describe the four main types of GeOI substrates.

*GeOI by layer transfer.* The most commonly used technique is the Smart Cut<sup>TM</sup> which was developed first on Si [5] and then applied to numerous materials such as Ge [6]. 200mm GeOI substrates with Ge layers thinner than 100nm were obtained starting with either GBS or GSS. p-MOSFETs devices were formed on these substrates, leading to functional devices. The measured performances ( $\mu_h=120cm^2/V/s$  on GeOI with GSS donor) [7] are promising and will be improved when both the substrates and the devices become mature. An advantage of this technique is the recycling of the donor wafer which can be used several times.

GeOI by Condensation. Since 2003, the use of the Ge condensation technique, in order to make GeOI substrates, has been studied by several teams in the world [8] [9]. p-MOSFETs realized on such substrates exhibit a 1600cm<sup>2</sup>/V/s hole mobility [10]. This performance is due to both the use of Ge and of strain induced by the Ge condensation technique. This technique is appropriate to obtain thin and localized Ge films particularly adapted to microelectronic applications. The main limitation of the Ge condensation approach are its thermal budget (more than 3 h. at 1050°C) and process induced damage such as dislocations generated when exceeding the critical thickness for plastic relaxation during Ge enrichment.

GeOI by liquid Phase Epitaxy (LPE). The LPE of Ge was presented by Liu [11] in 2004. Since the fusion temperature of Ge (937°C) is substantially smaller than for Si (1415°C), LPE is adapted to obtain GeOI. In [11], p-MOSFETs exhibit 120cm<sup>2</sup>/V/s hole mobility for 22nm thick Ge layer with TDD ~1E4 /cm<sup>2</sup>. The main interests of this technique come from its reduced thermal budget (950°C, a few sec.) and its potential ability to transfer the crystalline orientation of the seed region to the Ge layer (realization of 6° axis twisted GeOI templates for GaAs grow). Limitations of LPE are the integration density (the seed region is a lost space) and the control of the thermal flow during crystallization (heat must be evacuated by the seed region even for long active areas).

GeOI by Bond and etch back technique (B-GeOI). This technique consists in the bonding of a Ge donor wafer (GBS or GSS) on top of a Si wafer via oxide layers. Then the Ge wafer is etched and polished to the desired thickness. Today, due to CMP non uniformity, the Ge layers cannot be thinner than 2µm. Such substrates are thus adapted to applications requiring thick Ge layers. However, during the etch back step, the donor wafer is lost, which is a drawback of B-GeOI.

#### Ge and GeOI main applications

The study of High K on Si CMOS devices has given a leverage to Ge based devices as a current booster for MOSFETs [12]. This material is also suitable for GaAs epitaxy (solar cells or HBT applications) or for CMOS / opto-electronics co-integration. Moreover, Ge and GeOI substrates are promising material for a monolithical integration of CMOS and Ge IR photodiodes.

## Conclusion

In this paper, we reviewed the different types of Ge and GeOI substrates and showed their advantages and limitations, which is an important consideration to be taken into account to determine which substrates are suitable for which application.

#### References

[1] B. Depuydt at al., CS-MAX, San Jose, pp. 202-204, (2002)

- [2] W.D. Harkins, Physical Review, pp. 1270-1288, (1931)
  [3] Y. Bogumilowicz et al. accepted by J. Cryst. Growth, (2006)
- [4] J.M. Hartmann et al., J. Cryst. Growth 274, 90 (2005)
- [5] M. Bruel, Electron. Lett. 31, pp. 1201, (1995).[6] C. Deguet et al., First Euro SOI workshop, pp. 31, (2005)
- [6] C. Deguer et al., First Euro Soft workshop, pp. 31, (2005)
  [7] L. Clavelier et al., Silicon Nano Worshop, Kyoto, pp. 18-19, (2005)
  [8] S. Nakaharai et al., APL., Vol 83, n°17, 3516-3518 (2003)
  [9] J.F. Damlencourt et al., accepted at ISTDM, (2006)
  [10] T. Tezuka et al., VLSI Tech. Dig., pp. 198-199, (2004)
  [11] Y. Lei et al. EEDM Tech. Dig. or 4041 4044 (2004)

- [11] Y. Lui et al., IEDM Tech. Dig., pp. 4041-4044, (2004)
- [12] Chi On Chui et al., IEDM Tech. Dig., pp. 437-440 (2002)