PAPER • OPEN ACCESS

Design of high voltage electrostatic protection device for CAN bus

To cite this article: Xuebing Su et al 2022 J. Phys.: Conf. Ser. 2221 012014

View the article online for updates and enhancements.

You may also like

- <u>Research on CAN bus consistency test</u> <u>method</u> Jigang Wang
- <u>Servo control system based on optical</u> <u>fiber CAN communication</u> Li Yahui
- <u>Analysis of CAN bus encryption and</u> <u>decryption performance of different chips</u> Yanan Zhang, Tianyu Liu, Tonghong Chong et al.





DISCOVER how sustainability intersects with electrochemistry & solid state science research



This content was downloaded from IP address 18.118.126.241 on 04/05/2024 at 08:23

Design of high voltage electrostatic protection device for CAN bus

Xuebing Su^{1,3,a}, Yang Wang^{1,3,b*}, Xiangliang Jin^{2,3,c}, Hongjiao Yang^{1,3,d}

¹School of Physics and Optoelectronics, Xiangtan University, Xiangtan, Hunan, China

² School of Physics and Electronics, Hunan Normal University, Changsha, Hunan, China

³ Hunan Engineering Laboratory for Microelectronics, Optoelectronics and System on a Chip, Xiangtan, Hunan, China

^aemail: sxbxtu@163.com, ^{b*}email: wangyang@xtu.edu.cn, ^cemail: jinxl@hunnu.edu.cn, ^demail: yanghongjiao2004@xtu.edu.cn

Abstract: The Dual-Direction Silicon Controlled Rectifier (DDSCR) device has dual-direction electrostatic protection function and strong current discharging ability, which is widely used in ESD on-chip protection. In this paper, a high performance symmetric high voltage Dual-Direction Silicon Controlled Rectifier with floating P+ (HVDDSCR FP+) is designed for CAN bus under 0.18 µm BCD process. In order to predict and verify the ESD performance of the device, TCAD two-dimensional device simulation and Transmission Line Pulse (TLP) test system were used. The experimental results show that the HVDDSCR FP + structure has not only symmetrical positive and reverse I-V curves, but also the characteristics of high holding voltage and high failure current. Compared with the traditional HVDDSCR, HVDDSCR FP+, at 25V forward and reverse trigger voltages (V_t), has increased its holding voltage (V_b) from 12V to 20V, failure current (I_{12}) from 5A to 35A. In the actual tape-out process, it is found that the width of the N-well has a great influence on the performance of the device. After analyzing the reason and improving it, the leakage current of the device is reduced from μA level to nA level.

1 Introduction

With the rapid development of electronic technology, automobile electronization is increasingly growing faster and higher. Harsh application environments and complex electronic systems bring great challenges to the design of on-chip electrostatic discharge (ESD) protection [1-3]. ESD protection of automotive communication ports usually requires high holding voltage (V_h) to avoid circuit latch-up and high failure current (It2) to have good ESD robustness [4-6]. In practical electrostatic protection schemes, transient voltage suppressor (TVS) devices integrated on the chip are generally used. TVS devices have the advantages of high temperature resistance, high voltage resistance, small parasitic capacitance and fast response speed in electrostatic protection. Among them, the silicon controlled rectifier (SCR) is a very attractive choice, and the dual-directional silicon controlled rectifier (DDSCR) provides bidirectional ESD protection for circuits in compact devices. However, its high trigger voltage makes SCR prone to core damage and low holding voltage leads to latch-up issue, which is an urgent problem to be solved in the industry [7]. The holding voltage of high voltage SCR is usually dependent on the doping concentration and depth of substrate, P-epi and NBL, but this adjustment has

Content from this work may be used under the terms of the Creative Commons Attribution 3.0 licence. Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI. Published under licence by IOP Publishing Ltd 1

great limitations. At present, the proposed holding voltage improvement technology includes the insertion of floating N+ in the N-well [8] and segmented emitter layout [9][10]. These technologies improve the holding voltage (V_h) to a large extent, but significantly reduce the failure current (I₁₂), which also increases the difficulty of design. Literature [11] analyzed and verified that the holding voltage (V_h) and failure current (I₁₂) of DDSCR could be significantly increased by adding N-type buried layer. Literature [12] introduces an asymmetric DDSCR structure, in which a floating P+ is inserted into the P-well of the device, and its holding voltage and failure current are greatly improved. This provides a great design scheme for designers to optimize the holding voltage and failure current of devices.

In this paper, symmetric HVDDSCR devices were studied under 0.18 µm BCD process. In order to achieve the design purpose of high holding voltage and high failure current, the structure and working mechanism of HVDDSCR_FP+ are proposed and discussed on the basis of traditional symmetric HVDDSCR devices, and the effect of the width of N-well in the structure on the performance of HVDDSCR_FP+. The theoretical analysis is carried out by using TCAD two-dimensional simulation software. The performance of the device was verified by tape-out and transmission line pulse test (TLP).

2 Device structure and working mechanism

The cross-section view of a conventional symmetric HVDDSCR device is shown in Fig.1 (a). Either the cathode or the anode has the lateral parasitic transistor NPN (NPNL_F or NPNL_R) with N-well as collector and the vertical parasitic transistor NPN (NPNV_F or NPNV_R) with N-type buried layer (NBL) as collector. Forward SCR path is composed of P-well resistors R1 and R2, parasitic transistor PNP, NPNV_F and NPNL_F. The equivalent circuit of forward SCR is shown in Fig.1 (c). The reverse SCR path consists of P-well resistors R2 and R1, parasitic transistor PNP, NPNV_R and NPNL_R, and the equivalent circuit of reverse SCR is shown in Fig.1 (d). The distance between PW and NW was denoted as Sp, the distance between the N+ and the breakdown surface was denoted as Wb, and the width of the N-well in the middle of the device was denoted as X.

The symmetrical HVDDSCR is completely symmetrical in structure and can discharge current in both positive and negative directions. As shown in Fig.1 (a), when the anode of HVDDSCR receives ESD forward pulse and reaches the breakdown voltage at the breakdown surface, avalanche breakdown will occur in N-well and P-epi, which will generate a large number of electron-hole pairs and the holes will reach the cathode P+ of the device through P-epi resistance R2. As the number of holes increases, the junction voltage V_{be} derived from the base and emitter of NPNV_F and NPNL_F will increase gradually. When V_{be} increases to 0.7V, NPNV_F and NPNL_F will turn on. The parasitic transistor NPNV_F and NPNL_F provide current to the base of the parasitic transistor PNP after opening, making the parasitic transistor PNP turning on. A positive feedback mechanism will be formed between the two kinds of parasitic transistor, making the device in the latch-up state, and the device transistor PNP, and path P2 is composed of the NPNV_F and the parasitic transistor PNP, forming forward SCR paths P1 and P2, as shown in Fig.1 (c). The working mechanism of the reverse path is the same as that of the forward path.



2221 (2022) 012014 doi:10.1088/1742-6596/2221/1/012014



Fig.1 (a) Cross-section view of the HVDDSCR ; (b) Cross-section view of the HVDDSCR_FP+; (c) Forward equivalent circuit; (d) Reverse equivalent circuit.

In the traditional symmetric HVDDSCR structure, because of the deep N-type buried layer (NBL), the width of the base of the vertical parasitic transistor NPNV is much wider than that of the lateral parasitic transistor NPNL, so the current amplification factor β of the parasitic transistor on the lateral path is larger. The current discharge path P1 is the main discharge path, and P2 is the second path. Widening the distance of the Wb can increase the lateral parasitic transistor NPNL base of effective width, inhibite the lateral current amplification factor β , nominate the discharge current path (P2) as main discharge path. It makes the discharge path longer and hence holding voltage higher. The wider the Wb gets, however, the larger the chip area will be, which contributes to the device improperly working. Therefore, the symmetric HVDDSCR_FP+ structure studied in this paper is to insert floating P+ at the Wb position of the traditional symmetric HVDDSCR_FP+ is shown in Fig. 1(b), and its equivalent circuit diagram is the same as that of traditional symmetric HVDDSCR, as shown in Fig. 1(c) and (d).



Fig.2 TCAD simulated forward current density in the HVDDSCR, Wb=k-1μm (a) and the HVDDSCR, Wb=k μm (b) and the HVDDSCR FP+, Wb=k μm (c), under 0.1A forward current pulse.

3 TCAD simulation analysis

3.1 Performance simulation of HVDDSCR and HVDDSCR FP+ devices

Through transient simulation of TCAD, HVDDSCR with Wb as K-1 μ m and Wb as K μ m and HVDDSCR_FP+ with Wb as K μ m were simulated to study the working mechanism of the device. A square wave current pulse similar to TLP was applied to the anode with a pulse amplitude of 0.1A and a pulse duration of 100ns, and the cathode was grounded. Fig. 2 (a) When the Wb of HVDDSCR is K-1 μ m, the current is mainly emitted by the SCR path P1 formed by the NPNL_F and the parasitic transistor PNP. Fig. 2 (b) When the Wb of HVDDSCR is K μ m, the current begins to go deep into the buried layer of the device, and the SCR path P2 is released by the NPNV_F and the parasitic transistor PNP. Fig. 2 (c) shows the HVDDSCR_FP+ with Wb as K μ m. It can be observed more significantly that a large amount of current is concentrated in the buried layer.

The Widened Wb increases the effective base width of the NPNL and inhibits the current amplification factor β of the NPNL. The current discharge move toward the vertical parasitic path inside the device rather than toward the surface of the device. However, when floating P+ is inserted into the device, the current path walk deep inside the device, causing the main current discharge path to change from P1 to P2. P2 has a longer current path and thus the device obtains a higher holding voltage. Its mechanism can be explained from the following two aspects:

1) Under the action of transient forward electrostatic pulse, because floating P+ and Ground have the same potential, floating P+ will block part of the electron flow from the emitter (N+) to the collector (NW) in the NPNL_F, and the current will flow deeper into the device, resulting in a longer current path and a higher holding voltage.

2) When floating P+ is inserted into the P-well, the base width and the base doping concentration of the NPNL increase, resulting in a decrease of the current amplification factor β of the NPNL, and the current discharge path P2 becomes the main path, resulting in a higher holding voltage of the device [13].

3.2 Effect of N-well width X in HVDDSCR_FP+ on device performance

It can be seen from the cross-section view of HVDDSCR_FP+ device that the N-well and the deep N-well in the middle of the device (the width of the N-well and the deep N-well is the same) play a role of isolation in the structure. In ideal scenario, no current should flow from anode to cathode until the device has reached the trigger voltage, and in practical applications, the leakage current of the device is generally required to be nA level. TCAD two-dimensional device simulation software was used to simulate HVDDSCR_FP+ structure X is t μ m and 2t μ m respectively. Fig. 3 shows the current density distribution of the device when the N-well is not broken down. When the width of the N-well before breakdown, resulting in large leakage current of the device, which leads to the device cannot be used properly. The position of device penetration due to depletion is marked with red circles in Fig. 3 (a). When the width of the N-well X is 2t μ m, the device is not penetrated when the N-well is not broken down, which is also marked with red circle in Fig. 3(b). For HVDDSCR_FP+ , the smaller the X distance, the narrower the base width of the parasitic transistor PNP, the larger the current amplification factor β , and the SCR formed with the parasitic transistor NPN is easier to open, but the



Fig.3 TCAD simulated forward current density in the HVDDSCR_FP+ (a) X=t μ m (b) X=2t μ m, under 0.1A forward current pulse.

simulation results show that the small X will make the device punch through, and large leakage current. Secondly, in order to improve the device holding voltage, it is feasible to widen X distance appropriately. The mechanism is not only to increase the resistance along the discharge path, but also to reduce the current amplification factor β of the parasitic transistor PNP, and weaken the positive feedback of SCR. However, the N-well width X should not be too wide, because too wide X will make the SCR to hardly open.

4 TLP test verification

4.1 TLP test of HVDDSCR and HVDDSCR_FP+

The traditional symmetric HVDDSCR and the symmetric HVDDSCR_FP+ with floating P+ were fabricated and their performance were verified under 0.18μ m process. The layout of each structure mentioned in this paper was drawn with finger length of 50 μ m and eight-finger pattern, Fig. 4 is the image of HVDDSCR_FP+ under metallographic microscope. The main application scenario of the 20V device is the vehicle network CAN bus, and the normal operating voltage of each port is $\pm 12V$. Thus, in the TLP test, the leakage current was measured at 13.2 V DC voltage (1.1 times the operating voltage).

2221 (2022) 012014 doi:10.1088/1742-6596/2221/1/012014



Fig.4 HVDDSCR FP+ eight-finger diagram.

TLP test is a method to measure the I-V characteristics of ESD protection devices under high current stress by using rectangular short pulses. It is also an important test method to evaluate the ESD protection technology of integrated circuits. Fig. 5 shows the TLP test results of HVDDSCR with Wb as K-1 µm and Wb as K+1 µm, and HVDDSCR FP+ with Wb as K µm. The specific data are shown in Table 1. The diagram shows the structure of HVDDSCR. When Wb is K-1 µm, the forward and reverse holding voltages are 12.5V and 12.3V, the forward and reverse failure currents are 4.8A and 5.9A, and the forward and reverse leakage currents are about 20nA. When Wb is k+1 µm, the forward and reverse holding voltages of the device are 21.5V and 20.6V, and the forward and reverse failure currents are 35.3A and 33.6A respectively. Both the holding voltage and failure current of the device increase greatly, but the forward and reverse leakage currents are 53nA and 134nA. In the HVDDSCR FP+, Wb is K µm, the forward and reverse holding voltage and failure current are higher than 22V and 35A, respectively, and the forward and reverse leakage currents are less than 20nA. Through comparison, it can be found that the performance of the device can be improved by widening Wb and inserting floating P+, but the method of inserting floating P+ can ensure that the holding voltage and failure current can be improved under the condition that the size of the device is basically unchanged.



Fig.5 TLP test curves of traditional HVDDSCR with Wb=K-1 µm and Wb=K+1 µm and HVDDSCR_FP+ with X= k µm respectively.

2221 (2022) 012014 doi:10.1088/1742-6596/2221/1/012014

1 db.1 TEI test data for ITV DDSER did ITV DDSER T					
Device name		$V_{t}(V)$	$V_{h}\left(V ight)$	$I_{t2}(A)$	$I_{leakage}(nA)$
HVDDSCR Wb=k-1 μm	Forward	21.5	12.5	4.8	21.0
	Reverse	20.6	12.3	5.9	26.2
HVDDSCR	Forward	22.6	20	35.5	53.0
Wb=k+1 µm	Reverse	23.7	20.6	33.6	134.0
HVDDSCR_FP+ Wb=k µm	Forward	23.5	22.3	35.8	17.4
	Reverse	25.2	22.8	36.8	13.0

Гab.1	TLP test data	for HVDDSCR	and HVDDSCR	FP+
-------	---------------	-------------	-------------	-----

4.2 TLP test of N-well width X in HVDDSCR_FP+

The performance of HVDDSCR_FP+ device with three sizes of t μ m, 2t μ m and 4t μ m was verified by tape-out. Fig. 6 shows the TLP test results of the three structures respectively, and the specific data are shown in Table 2. It can be seen from the diagram that when X is t μ m, the forward and reverse holding voltage and failure current of the device reach 16V and 15A respectively. However, under the operating voltage of 13.2V, the leakage current is more than 1 μ A before the device is turned on, and the device cannot be used normally. When X is 2t μ m, the device performance is great, the forward and reverse holding voltage and failure current of the device are increased to 22V and 35A, respectively, and the forward and reverse leakage currents are less than 20nA. When X is 4t μ m, the failure current of the device is very low. The main reason is that the SCR is not open normally and this curve is not shown. The measured TLP data of the three structures also verified the correctness of the TCAD simulation results in Section 3.2.



Fig.6 TLP test curves of HVDDSCR FP+ structure with $X = t \mu m$ and $X = 2t \mu m$.

2221 (2022) 012014	doi:10.1088/1742-6596/2221/1/012014
---------------------------	-------------------------------------

$1ab.2$ TLP test data of HVDDSCK_FP+ structure with X = t μ m and X= 2t μ m.					
Device name		$V_{t}\left(V\right)$	$V_{h}\left(V ight)$	$I_{t2}(A)$	I _{leakage} (nA)
HVDDSCR	Forward	22.7	16.4	18.2	1030.0
X=t µm	Reverse	21.9	18.1	15.0	1070.0
HVDDSCR_FP+	Forward	23.5	22.3	35.8	17.4
X=2t µm	Reverse	25.2	22.8	36.8	13.0

Tab.2	TLP test data of HVDDSCR	FP+ structure with $X = t$	μ m and X= 2t μ m.

5 conclusions

Under 0.18µm BCD process, theoretical analysis, TCAD simulation and tape-out verification show that the floating P+ can greatly improve the holding voltage and failure current of symmetric HVDDSCR devices. Secondly, the effect of N-well width X in symmetric HVDDSCR devices on device performance is discussed. The work in this paper has a certain guiding significance for the design of HVDDSCR electrostatic protection devices.

Acknowledgments

This work is supported by National Natural Science Foundation of China (Grant No.61774129, 61827812), and by Excellent youth funding of Hunan Provincial Education Department (Grant No. 19B557), and by Degree & Postgraduate Education Reform Project of Hunan Province(QL20210141).

References

- Chuang C H, MD Ker. (2017) System-Level ESD Protection for Automotive Electronics by [1] Co-Design of TVS and CAN Transceiver Chips. IEEE Transactions on Device and Materials Reliability., PP:1-1.
- Frédéric L, Priscila F. (2014) ESD performance analysis of automotive application based on [2] improved Integrated Circuit ESD model. 2014 International Symposium on Electromagnetic Compatibility., pp: 494-499.
- Stefan D, Danielle G. (2019) ESD Design Considerations for Ultra-Low Power Crystal [3] Oscillators in Automotive Products. 2019 41st Annual EOS/ESD Symposium (EOS/ESD)., pp:1-6.
- [4] Zhou Z, Jin X, Wang Y. (2021) New DDSCR structure with high holding voltage for robust ESD applications. Chinese Physics B., 30(03):610-620.
- Wang Y, Jin X, Peng Y. (2020) Analysis of High-Failure Mechanism Based on Gate-Controlled [5] Device for Electro-Static Discharge Protection. IEEE Access., 8:1-1.
- Wang Z, Qi Z, Liang L. (2020) Novel HighHolding Voltage SCR with Embedded Carrier [6] Recombination Structure for Latch-up Immune and Robust ESD Protection. Nanoscale research letters.,14:175.
- Li J, Wang Y, Jia D, Wei W, Dong P. (2020) New embedded DDSCR structure with high [7] holding voltage and high robustness for 12-V applications. Chinese Physics B, 29(10):635-640.
- Ko J H, Kim H G, Jeon J S. (2013) Gate bounded diode triggered high holding voltage SCR [8] clamp for on-chip ESD protection in HV ICs. 2013 35th Electrical Overstress/Electrostatic Discharge Symposium., pp. 1-8.
- Huang X, Liou J J, Liu Z. (2016) A New High Holding Voltage Dual-Direction SCR With [9] Optimized Segmented Topology. IEEE Electron Device Letters., 37(10):1311-1313.
- [10] Liu Z, Jin H, Liou J J. (2012) Segmented SCR for high voltage ESD protection. 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology., pp: 1-4.
- [11] Wang Y, Chen X, Jia D. (2020) The Influence of N-Type Buried Layer on SCR ESD Protection Devices. IEEE Transactions on Device and Materials Reliability., 20(4): 658-666.
- [12] Chen X, Wang Y, Jin X. (2019) An ESD robust high holding voltage dual-direction SCR with

symmetrical I-V curve by inserting a floating P+ in PWell. Solid-State Electronics., 160:107627.

[13] Jin X , Zheng Y , Wang Y. (2017) ESD robustness improving for the low-voltage triggering silicon-controlled rectifier by adding NWell at cathode. Solid-State Electronics., 2017, 139(jan.):69-74.