Abstract
Based on SMIC 0.18um CMOS process model, the operation amplifier designed in the thesis is simulated in the simulation software Cadence. In the regular environment, it has DC gain of 107dB, unity gain bandwidth of 57.48MHz, phase margin of 64.83° and output amplitude more than 3 V.
Export citation and abstract BibTeX RIS
Content from this work may be used under the terms of the Creative Commons Attribution 3.0 licence. Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI.