



PAPER • OPEN ACCESS

Design System on Chip PreAmp Embedded on Electrocardiograph Based 0,35 CMOS Technology

To cite this article: Yulisdin Mukhlis *et al* 2019 *J. Phys.: Conf. Ser.* **1175** 012095

View the [article online](#) for updates and enhancements.

You may also like

- [A wireless acoustic emission sensor remotely powered by light](#)
F Zahedi and H Huang
- [Design analysis and experimental validation of relaxation oscillator-based circuit for R-C sensors](#)
Mohamad Idris Wani, Sadan Saquib Khan, Benish Jan et al.
- [Communication—On Zero-Resistance Ammeter and Zero-Voltage Ammeter](#)
Lietai Yang and Andrew A. Yang



The Electrochemical Society
Advancing solid state & electrochemical science & technology

247th ECS Meeting
Montréal, Canada
May 18-22, 2025
Palais des Congrès de Montréal

Showcase your science!

Abstracts due December 6th

Design System on Chip PreAmp Embedded on Electrocardiograph Based 0,35 CMOS Technology

Yulisdin Mukhlis*, Erma Triawati and Veronica Ernita

Electrical Engineering Gunadarma University, Jakarta, Indonesia

*ymukhlis@staff.gunadarma.ac.id

Abstract. The heartbeat has frequency from 0.1 Hz to 150 Hz. The electrical signal which is resulted from the heartbeat has amplitude of $100\mu\text{V}$ - 4 mV. In order that the amplitude can be sampled by the ADC, it must be amplified 100 times, thus amplitude amplifier about 60dB it is required. In this research, the researcher designs a System on Chip ECG based on Einthoven method which has 3 Leads, so amplitude can be amplified based on the different voltage of each Lead. Differential amplifier is an initial amplifier that will amplify the difference of two inputs of voltage. Differential amplifier is designed using 3 operational amplifiers (op-amp). Op-Amp A1 and Op-Amp A2 are used for detecting and sampling the difference of two input levels. The function of Op-Amp A3 is to amplify the difference results of the sampled input level. Op-Amp A1, Op-Amp A2 and Op-Amp A3 are designed with offset voltage of $V_{os} \approx 0\text{V}$, Open Loop Gain $\approx 66.42\text{ dB}$, Phase Margin ≈ 400 and Unity Gain Bandwidth $\approx 160.7\text{MHz}$. Method of the research is design and simulation using 0.35 micro Mentor Graphics technology. Result of the research is a layout of PreAmp for System on Chip ECG with gain of 62.4 dB and 0.034 mm² area.

1. Introduction

Electrocardiograph (ECG) is a medical device that is used to measure the electrical activity of the heart. The method used is measuring the biopotential difference on every Lead. ECG signal is an AC signal with a bandwidth from 0.1 Hz to 150 Hz and amplitude of 100 μV up to 4 mV^{1,2}.

The amplitude signal will be amplified to 60 dB ($AV \approx 100$ times) by the Pre Amplifier so that it can be processed by the ADC. The heart's biopotential pre amplifier used a circuits of operational amplifiers commonly called as Instrumentation Amplifier (IA).

Instrumentation amplifier consists of differential amplifier and buffer. The differential amplifier circuit is shown in fig 1. The differential amplifier is chosen because of its ability to remove common mode signals, so it can reduce the effect of noise / interference disturbing the ECG signal

The main components of the IA are three pieces of OpAmp (A1, A2 and A3). OpAmp A1 and OpAmp A2 are used for detecting and sampling the voltage difference between the two Leads. The function of OpAmp A3 as a buffer. Amplification of amplifier is determined by the value of Rgain.




Figure 1. Block diagram of Research



The Instrumentation Amplifier as PreAmp ECG must have of several requirements as follows ^{3,4}.

- Have a high input impedance (Differential > 2.5 Mohm and common-mode > 100 Mohm).
- High CMRR so that have ability to reduce the noise (CMRR > 80 dB).

Assuming $R_1 = R_2$ and $R_3 = R_4$, the amount of differential can be determined:

$$A = \frac{V_{out}}{V_1 - V_2} = \left[1 + \frac{R_a * R_b}{R_{gain}} \right] \left[\frac{R_3}{R_1} \right]$$

The differential is a lot of influenced by the value of R_{gain} .

2. Transconductance CMOS OP AMP (OTA)

Function of op-amp on IA is used on sampling of differential voltages and buffer process. Op-amp requirements and specifications on ADC are ^{5,6}.

- Gain Open Loop (AoL) $\geq 2^{N+2}$ V/V.
- Gain Open Loop (dB) $\geq 20 \cdot \log 2^{N+2}$ V/V.
- Gain Close Loop (AcL) = 2 V/V
- Frequency Unity (f_u) $\geq 0,22(N + 1)$ fclock.

Fig. 2 is op-amp OTA circuits. Differential gain (M1-4) provides two inputs, inverting and non inverting, which cause noise and offset. High gain (M9-7) is almost similar to not gate if opamp drives low loads, then it is followed by buffer stage, and current M5 (IM5) resulted from current mirror circuits.




Figure 2. Diagram block of OTA Circuit

Ideal op-amp has several characteristics namely unlimited open loop mode gain (AoL..), close loop mode gain = 1, unlimited input impedance, value of output impedance is nearly 0, unlimited gain of bandwidth, value of $V_{out} = A_v (V_+ - V_-)$, with A_v used on design for open loop mode gain.

All op-amps have restriction on its operating voltage range. CMIR limit (common input mode range) is border range scale of each op-amp input. Beyond the limit, it will cause output distortion or truncated.

$$CMR^- = V_{SS} + \sqrt{\frac{I_{D5}}{\beta_1}} + V_{in(max)} + V_{DS5(sat)} \geq 90\% V_{OS}$$

$$CMR^+ = V_{DD} - \sqrt{\frac{I_{D5}}{\beta_3}} - |V_{TO3}|_{(max)} + V_{in(min)} \leq 90\% V_{OS}$$

Function of current mirror as bias current source for MOS components is as controller or as driver of current source towards control current, e.g. $I_{ref} = I_{out}$.

In fig 2, op-amp of 2 transconductance stages can be analyzed as follows:

$$I_{D1} = I_{D2} = \frac{I_{SS}}{2}$$

$$\text{SlewRate (SR)} = \frac{ID5}{Cc} I_{SS} = I_{D5}, I_{D3}=I_{D4},$$

Gain of stage 1

$$AV1 = \frac{gm_{1,2}}{g_{ds2} + g_{ds4}} = \frac{2gm_{1,2}}{I_{SS}(\lambda_2 + \lambda_4)}$$

Gain of stage 2

$$AV2 = \frac{gm_6}{g_{ds6} + g_{ds7}} = \frac{gm_6}{I_{D6}(\lambda_6 + \lambda_7)}$$

where

g_{ds} = parameter of transconductance drain to source

λ = parameter of channel length modulation

Transconductance type amplifiers designed with CMOS components have specifications suitable for ADC applications with capacitive loads, and large input impedances so that can to minimize noise. Specification of op amp type OTA with 2 stage circuit is shown in table 1⁵.

Table 1. Parameter design of OTA

No	Parameter	Formula	Value
1	Gain AoL	$\geq 20 \log 2^{N+2}$	$\geq 60 \text{ dB}$
2	Gain AcL	$(C_1 + C_2)/C_2$	$\approx 2 \text{ V/V}$
3	Gain Bandwidth	$\geq 0,22(N-1).f_{clk}$	$\geq 158,4 \text{ Mhz}$
4	FcL (3dB)	$\geq \beta * f_u$	$\geq 79,2 \text{ Mhz}$
5	Frequency 3dB	$\geq f_{cL}, 3\text{dB}/\text{AoL}$	$\geq 1,32 \text{ Mhz}$
6	Phase Margin	$-0^\circ < \text{PM} < -180^\circ$	-45°
7	Slew Rate (SR)	I_{SS}/C_c	160 V/uS
8	Noise (Sn)	$(16KT)/3gm_{1,2}$	5 ns/Hz
9	$\pm \text{CMR}$	$\approx 90\% \text{ OS}$	$\pm 2,673 \text{ V}$
10	Output swing	$\approx 90\% \pm V_{DD}$	$\pm 2,97 \text{ V}$
11	Power Disipation	$\leq IT*(V_{DD}+V_{SS})$	$\leq 5 \text{ mW}$
12	Load Capacitif	$\approx C_c/0,22$	$\approx 1,15 \text{ pF}$

In designing a 2 stage OTA op-amp with topology likes figure 3, the design steps can be started as follows:

1. Determine the value of tansconductance $gm_{1,2}$ assuming $f_c = 250 \text{ Hz}$.

$gm = f_c * 2\pi * C_c$, where C_c is the capacitor compensation, $C_c = 0.25 \text{ pf}$, then $gm = 392.5 \mu\text{A} / \text{V}$, for $gm_2 = gm_1$ so the drain current passing through both components of M1 and M2 is the same, $ID_1 = ID_2 = I_{SS} / 2$.

$$I_{D1} = I_{D2} = \frac{SR}{2} C_c = 20 \mu\text{A}$$

$$I_{D6,7} = SR(C_c + C_L) - 2 \left(1 + \frac{C_L}{C_c}\right) I_{D1,2} = 224 \mu\text{A}$$

$$g_m = \sqrt{2k_n \frac{W}{L} I_D}, \rightarrow I_{D1,2} = \frac{g_{m1,2}^2}{2k_n \frac{W}{L}}$$

Where with AMS $0.35 \mu\text{m}$ technology obtained parameters

$$k_n = 189 \mu\text{A}/\text{V}^2, k_p = 64 \mu\text{A}/\text{V}^2, V_{THN} = 0,46 \text{ V}, V_{THP} = -0,68 \text{ V}.$$

Therefore

$$\left(\frac{W}{L}\right)_{1,2} = \frac{392,5^2}{2,189,20} = 20.3778. \rightarrow L_{1,2} = 0,35\mu m$$

$$\text{So } W_{1,2} = 7,13\mu m$$

2. To determine the size of M3, M4 and M5 use CMR input with transistors in the saturation region.

$$V_{DS} > V_{GS} - V_{TH}$$

$$CMR^+ = -V_{SS} - (V_{GS} - V_{THN})_5 - V_{GS2}$$

$$\text{Where is } I_{D1,2} = \frac{K_n}{2} \frac{W}{L} (V_{GS1,2} - V_{THN})^2$$

$$(V_{GS} - V_{THN})_5 = 0,127 V$$

$$\text{Therefore } V_{GS1,2} = 0,5 V \text{ and } V_{GS5} = 0,587 V$$

$$I_{D5} = \frac{K_n}{2} \frac{W}{L} (V_{GS5} - V_{THN})^2, \text{ so that } \left(\frac{W}{L}\right)_5 = 26,24$$

$$\text{When } L_5 = 0,35\mu m, \text{ then } W_5 = 9\mu m$$

$$CMR^- = (V_{GS} + V_{THP})_4 - V_{DD}$$

$$\text{Is known } (V_{GS} + V_{THP})_4 = 0,627V \text{ and } I_{D3} = I_{D4} = 40\mu A$$

$$= \frac{K_P}{2} \frac{W}{2L} (V_{GS3,4} + V_{THP})^2, \text{ that } \left(\frac{W}{L}\right)_{3,4} = 6,4$$

$$\text{So, for } L_{3,4} = 0,35\mu m \text{ then } W_{3,4} = 2,2\mu m$$

3. To find the width of W by using $V_{GS5} = V_{GS7}$ with $I_{D7} = I_{D6} = 224\mu A$ can be recalculated:

$$I_{D7} = \frac{K_n}{2} \frac{W}{L} (V_{GS7} - V_{THN})^2 \text{ with } V_{GS7} = 0,587$$

$$\text{So } \left(\frac{W}{L}\right)_7 = 147. \text{ When } L_7 = 0,35\mu m,$$

$$\text{then } W_7 = 51\mu m, \text{ and } I_{D7} = I_{D6} = 224\mu A.$$

The value of M6 can be determined as follows:

$$(V_{GS} + V_{THP})_6 = (V_{GS} + V_{THP})_4 = 0,627V$$

$$I_{D6} = \frac{K_P}{2} \frac{W}{L} (V_{GS6} + V_{THP})^2. \text{ So, } \left(\frac{W}{L}\right)_6 = 35,6.$$

$$\text{For } L_6 = 0,35\mu m \text{ then } W_6 = 12,5\mu m \text{ and } g_{m6} = 1010,3\mu A/V.$$




Figure 3. Basic schematic of CMOS OTA


With $\lambda_N = 0.05V^{-1}$ and $\lambda_P = 0.15V^{-1}$, for technology $0.35 \mu m$ available of result Open Loop Gain (AoL) = 67,9 dB, Phase Margin (PM) = 59.2°, Slew Rate (SR) = 289.86/ μs and CMR = + 2.68V and – 2.85V.

Table 2. W/L OTA

MOS	$\frac{W}{L}\mu\text{m}$	Drain Current μA
M1	42/0.35	20
M2	42/0.35	20
M3	2.2/0.35	20
M4	2.2/0.35	20
M5	9/0.35	40
M6	12.5/0.35	224
M7	51/0.35	224
M8	0.9/0.35	4
M9	0.6/10	4
M10	0.6/10	4
Cc	0.25 pf	

3. Instrumentation Amplifier

Fig 4 shows the schematic of instrumentation amplifier for biomedical applications. This instrumentation amplifier based on OTA, which actually could accomplish the desired features of high common mode rejection. The Instrumentation Amplifier is based on a current-balancing technique. The differential inputs voltage, V_{in1} and V_{in2} , are converted into a Differential Currents⁷

**Figure 4.** Instrumentation Amplifie

A1, A2 and A3 are OTA. For ideal conditions, it is determined that $A_v = 60\text{dB}$, $R_A = R_B = 10\text{K}$ and $R_1 = R_2 = R_3 = R_4 = 100\text{K}$, so that it is obtained the value of R_{gain} :

$$A_v = 20 \log \left[\frac{V_{out}}{V_1 - V_2} \right] = 60\text{dB}$$

$$A_v \approx 1000 \text{ V/V}$$

$$1000 \left[1 + \frac{R_A R_B}{R_{gain}} \right] \left[\frac{R_3}{R_1} \right], R_{gain} = 100\text{K}$$

4. Result of Simulation

A. Transconductans Amplifier OTA

The testing simulation uses CAT software mentor graphicsAMS technology 0,35 μm . The testing is focused on the characteristics of the op-amp circuit applied into the ECG.

1. DC Offset (V_{os}) and Output Swing (OS).

The Op Amp of OTA is given the power supply DC 3.3 V and - 3.3 V. The results of the simulation as in figure 5.




Figure 5. Characteristic of Vos and Output Swing

On the figure above, it is obtained that the value of voltage output swing (OS) with $OS + = 2,87V$ and $OS - = -3,19V$. And the offset voltage approaches $0V$ where the meeting point $(0,0)$ is equal to $0,0008V$.

2. CMR with Input AC

The testing of CMR using of level input AC is shown in Figure 6 below.




Figure 6. The result of testing CMR

The results of simulation obtained the value of $CMR = + 2.673V$ and $- 3V$. There is a shift of the graph from the results of the calculation, which means there is value of W / L that can be lowered again. Factors shift from the ideal value can be attributed to the influence of in capacitor and the value of K_n , K_p is variable.

3. Testing of Slew Rate, AoL and Phase Margin

The testing of Slew rate are shown as follows:




Figure 7. The Simulation Result of Slew Rate

The result of SR obtained shows that there is difference between calculation and simulation. SR calculation = $289.86 \text{ V} / \mu\text{s}$ and SR simulation = $130.34 \text{ V} / \mu\text{s}$. Settling time is 14nS for 1%.




Figure 8. Simulation of AoL and PM

The calculation of simulation for W / L using the value $K_n = 175 \mu\text{A} / \text{V}$ and $K_p = 60 \mu\text{A} / \text{V}$, obtained the value of AOL = 66.42 dB, PM = 400 and GBW = 160.7 MHz.

B. Instrumentation Amplifier (IA)

Input of simulation is a sinusoidal input and PWL signal with the characteristic of ECG.




Figure 9. Simulation of IA with sinusoidal input

Input V_+ and V_- is a sinusoidal voltage with delay $V = 100 \mu\text{s}$. The simulation results obtained of differential $AV \approx 62.4 \text{ dB}$. The result of gain simulation, the value is bigger 2,4 dB compared to calculation result. This is due to the instability of the OTA design, ie, the AOL simulation value is 66.42 dB from should be 67.9 dB.




Figure 10. Simulation of IA with input PWL ECG

The method of simulation is given V+ input PWL ECG normal, while V- given input inverse of V+. To avoid the negative level, added to the DC bias of 0.24 mA so that occur a phase shift toward the positive level. It aims to PWL ECG signal can be sample perfectly to the ADC.

C. Layout IA as a PreAmp

Pre Amp layout consists of 3 layouts of Op Amp and 7 Resistor as shown in the fig 11. Size of layout is 0.034 mm².

From simulation, obtained result power consumption is 0.065 mW, range of voltage - 3,3 V until +3,3 V.




Figure 11. PreAmp Layout

5. Conclusion

The minimum requirements of differential Pre Amp for differential the ECG signal is 60 dB. The result of simulation shows the differential Pre Amp 62.4 dB. These results are ideal. If the enlarged differential, noise also increases. Output IA added DC bias of 0,24 mA. DC bias is used like a phase shifting toward a positive level, so that the rule of minimum sampling is 1 LSB in ADC is full field. The resulting of size layout is 0.034 mm².

References

- [1] S. Y. Lee and C.J. Cheng, "Systematic design and modeling of a ota-c filter for ecg detection," IEEE Transactions on Biomedical Circuits and System, Vol 3, 2009, pp 53-64.
- [2] K.A.Ng and P.K.Chan, "A CMOS Analog front end IC for portable ECG/EEG Monitoring Application", IEEE Transactions on Circuits and System, 52(11):2335-2347.
- [3] T. Kugelstadt, "Getting the most out of Instrumentation Amplifier design", Analog Application Journal, 2005, 18(12), pp 25-30.
- [4] H. Wu and Y.P. Xu, "A low voltage low noise cmos intrumentation amplifier for portable medical monitoring system", IEEE-NEWCAS, pp 295-298.
- [5] J. Baker, CMOS Circuit Design, Layout and Simulation, 3rd Edition IEEE Press on

- Microelectronic System, Wiley Pub, New Jersey, 1998, pp 711-738.
- [6] J. Kolezynski, "Design of Operational Amplifier with low power consumption in 0,35 μm Technology" 14th International Conference Mixdes 2007 Ciechocinek, Poland, 21-23 June 2007.
- [7] T. Raj Kumar, M. Ganga Ram and M. Maheshwar, "A new high performance CMOS differential amplifier", International Journal of Electronic Engineering Research, Vol 1 no 2, 2009, pp 147-154.