

PAPER


Wafer-scale fabrication of fused silica chips for low-noise recording of resistive pulses through nanopores

To cite this article: Lennart J de Vreede *et al* 2019 *Nanotechnology* **30** 265301

View the [article online](#) for updates and enhancements.

You may also like

- [Capacitance extraction method for a free-standing bilayer lipid membrane formed over an aperture in a nanofabricated silicon chip](#)
Yasutaka Tomioka, Shogo Takashima, Masataka Moriya et al.
- [Ultradeep fused silica glass etching with an HF-resistant photosensitive resist for optical imaging applications](#)
John M Nagarah and Daniel A Wagenaar
- [Integration of microelectronic chips in microfluidic systems on printed circuit board](#)
I Burdallo, C Jimenez-Jorquera, C Fernández-Sánchez et al.



ECS
The
Electrochemical
Society
Advancing solid state &
electrochemical science & technology

DISCOVER
how sustainability
intersects with
electrochemistry & solid
state science research

Wafer-scale fabrication of fused silica chips for low-noise recording of resistive pulses through nanopores

Lennart J de Vreede¹ , Cuifeng Ying¹ , Jared Houghtaling^{1,2} ,
Jacqueline Figueiredo Da Silva¹, Adam R Hall³, Andrea Lovera⁴ and
Michael Mayer¹ 

¹ Biophysics group, Adolphe Merkle Institute, University of Fribourg, Fribourg, Switzerland

² Department of Biomedical Engineering, University of Michigan, Ann Arbor, MI, United States of America

³ Virginia Tech-Wake Forest School of Biomedical Engineering and Sciences, Wake Forest University School of Medicine, Winston-Salem, NC, United States of America

⁴ FEMTOPrint SA, Muzzano, Switzerland

E-mail: michael.mayer@unifr.ch

Received 8 December 2018, revised 22 February 2019

Accepted for publication 8 March 2019

Published 9 April 2019



Abstract

This paper presents a maskless method to manufacture fused silica chips for low-noise resistive-pulse sensing. The fabrication includes wafer-scale density modification of fused silica with a femtosecond-pulsed laser, low-pressure chemical vapor deposition (LPVCD) of silicon nitride (SiN_x) and accelerated chemical wet etching of the laser-exposed regions. This procedure leads to a freestanding SiN_x window, which is permanently attached to a fused silica support chip and the resulting chips are robust towards Piranha cleaning at $\sim 80^\circ\text{C}$. After parallel chip manufacturing, we created a single nanopore in each chip by focused helium-ion beam or by controlled breakdown. Compared to silicon chips, the resulting fused silica nanopore chips resulted in a four-fold improvement of both the signal-to-noise ratio and the capture rate for signals from the translocation of IgG₁ proteins at a recording bandwidth of 50 kHz. At a bandwidth of ~ 1 MHz, the noise from the fused silica nanopore chips was three- to six-fold reduced compared to silicon chips. In contrast to silicon chips, fused silica chips showed no laser-induced current noise—a significant benefit for experiments that strive to combine nanopore-based electrical and optical measurements.

Keywords: nanopores, single molecule sensing, signal-to-noise ratio, laser-induced noise, protein, femtosecond pulsed laser density modification, fused silica

1. Introduction

Resistive pulse sensing with solid-state nanopores enables characterization of single biomolecules such as DNA, RNA, proteins and carbohydrates [1–6]. For these experiments, a single nanopore in an ionically insulating substrate is placed between two reservoirs that are filled with electrolyte solution. An electrical potential difference applied between electrodes in these two reservoirs leads to a steady state ionic baseline current through this nanopore. When an insulating particle such as a biological macromolecule passes through

the pore, it transiently reduces the ionic current and produces a ‘resistive pulse’ that contains rich information about the physical properties of the biomolecule [4, 7–18]. Because the strong (MV m^{-1}) electric field in the nanopore moves charged particles and proteins through the pore on time scales of nano- to milliseconds, the temporal resolution of resistive pulse recordings is one of the most important and limiting parameters of the technique. Low-pass filtering makes it possible to reduce recording noise at high frequencies and can improve signal-to-noise ratio (SNR), but limits the temporal resolution of the signal. A straightforward approach to retain temporal

information despite a limited signal bandwidth [19] is to slow the transit of biomolecules through the nanopore, which can be done by tuning the viscosity of the recording buffer [20], adjusting the concentration and pH of the electrolyte [3], applying fluidic pressure [21] and modifying the surface of nanopores [4, 7, 22, 23]. In order to resolve globular macromolecules passing through nanopores on time scales of nano- and microseconds, high-bandwidth recordings with low levels of recording noise are, however, required with bandwidths beginning at 50 kHz and ideally approaching 1–10 MHz [24–26].

Resistive pulse sensing with nanopores suffers from four major contributions to noise, namely flicker noise, thermal noise, dielectric noise, and amplifier noise [27–29]. Smeets *et al* proposed that flicker noise originates from surface charges and nanobubbles present at the nanopore wall; this source of noise is present at low frequencies [29]. The factors contributing to thermal noise affect the full recording bandwidth and are the electrolyte concentration, nanopore size, and nanopore geometry [28, 30]. The main noise sources that become increasingly important for high bandwidth recordings are dielectric noise and amplifier noise. While amplifier noise arises from amplifier design, electrode connections, shielding and grounding of the setup, and the choice of electrolyte solution, dielectric noise stems from the capacitance of the nanopore chip and the recording setup [27]. In order to limit the noise levels and to maximize the SNR at high recording bandwidths, it is therefore important to reduce the electrical capacitance of the nanopore chips.

Chips with nanopores for resistive pulse sensing usually consist of a support material with a cavity on one side, which leads to a freestanding membrane containing a nanopore. These freestanding membranes are commonly prepared by thin-film deposition techniques such as low-pressure chemical vapor deposition (LPCVD) or plasma enhanced chemical vapor deposition (PECVD), while the cavities are typically defined using photolithography and formed using dry and wet etching [26, 31–35] or by a membrane transfer technique [36–39]. Most chips used for nanopore recordings are silicon based [26, 31, 33, 35, 36]. Due to the semi-conducting electrical properties of silicon and the presence of thin, insulating SiO_2 or SiN_x layers on many silicon support structures, silicon chips can, however, have a large capacitance, leading to large current noise at high recording bandwidths [27, 40]. Nonetheless, silicon often remains the material of choice due to its established manufacturability. Various methods can reduce capacitive noise from silicon chips. For example, deposition of relatively thick SiO_2 insulation layers in-between the silicon and the SiN_x membrane layer or on all exposed silicon surfaces can greatly reduce capacitance [41]. Shekar *et al* showed that placing recording amplifiers directly on the chip with the nanopore greatly reduced noise, in part, because the approach minimized capacitive contributions from the electrical recording setup and, in part, because the intrinsic noise of this custom-made amplifier was very low [26]. This approach enabled measurements at bandwidths up to 10 MHz while maintaining adequate SNR to resolve the translocation of ssDNA through

nanopores filled with a solution of 3 M KCl [26]. Polymeric insulator coatings deposited on the membrane layer after chip fabrication can also reduce capacitance and dielectric noise. Examples of insulating coatings on chip surfaces include deposition of polyimide nanospheres [34] or thin layers of painted polydimethylsiloxane (PDMS) [31, 35, 37, 42]. Alternatively, several groups have shown a significant improvement in the SNR during translocation experiments with silica-based chips or glass nanopipettes. These materials are completely insulating such that their capacitance is in the range of a few pF and below [5, 29, 31, 32, 36, 43].

Here, we stepped away from using photolithography and manufactured chips by 3D patterning of a fused silica wafer with a femtosecond-pulsed laser in combination with LPCVD of a SiN_x layer and a subsequent chemical wet etching step at an approximately 200-fold accelerated etch rate in the laser-exposed regions of the wafer (figure 1). The use of a writing step with a femtosecond-pulsed laser combined with subsequent chemical wet etching for the creation of sub-micrometer features recently became available as a manufacturing technique for high volume production of micro-structured glass [11, 18, 44–46].

We compared the noise levels of the resulting fused silica chips with those of silicon chips and with noise levels from previously published work at bandwidths approaching ~ 1 MHz and applied the fused silica and silicon nanopore chips to detect resistive pulses resulting from the translocation of single proteins.

2. Results and discussion

2.1. Wafer scale fabrication of chips made from fused silica

Figure 1 illustrates the process of chip fabrication. It involved 3D patterning with a femtosecond-pulsed laser (wavelength 1030 nm), LPCVD of SiN_x , and chemical wet etching of a fused silica wafer. The process takes advantage of the approximately 200-fold accelerated etch rate of the laser-exposed regions of the fused silica wafer compared to the other regions [44]. Although multiple types of glass are suitable to combine optical and electrical measurements, we chose fused silica because it has a high glass transition temperature of around 1200 °C [47], making it possible to carry out LPCVD of SiN_x at 800 °C. To avoid damage to the SiN_x thin-film from the femtosecond pulsed laser, we performed the 3D patterning of the fused silica before LPCVD of SiN_x . The chemical wet etch formed an array of break lines and cavities into the fused silica and resulted in chips with a circular membrane at the bottom of the cavity as shown in figure 1(a). The dimensions of the chips were 4 mm $\times$ 4 mm with a thickness of 500 μm . Figure 1(d) shows the freestanding SiN_x membrane with diameters ranging from 5 to 40 μm and corresponding surface areas between 20 and 1250 μm^2 . This approach to 3D patterning required no mask and therefore reduced the number of processing steps. By directly patterning and etching both the cavity and break lines into the wafer along the edges of the chips, we were able to




Figure 1. Process of chip fabrication and images of the resulting wafer and chips. (a) Fabrication scheme for fused silica chips with a SiN_x membrane by laser density modification of fused silica followed by accelerated etching of the laser exposed parts of the chips. (b) Photograph of a fused silica wafer with a diameter of 100 mm showing wafer scale fabrication of 322 chips. (c) Photograph of a 4 mm × 4 mm fused silica chip with a 500 μm thick frame and the opening of the cavity with diameter of 500 μm. (d) Optical microscopy image of the transparent, freestanding SiN_x membrane at the bottom of the etched cavity.

separate the chips from the wafer without dicing. This approach thus circumvents vibrations and pressure gradients from a water jet for cooling the diamond blade during dicing, and may be beneficial for processing chips with extremely fragile freestanding membranes or membranes with fragile surface features. Moreover, the 3D patterning and accelerated etching may enable future designs with lab-on-a-chip type microfluidic configurations in fused silica chips. For instance, it is straightforward to integrate fluidic channels within bulk silica material [44, 46].

2.2. Characterization of the noise properties of a fused silica chip and a silicon chip

Figure 2 illustrates that the power spectral density (PSD) from the current measured with a fused silica chip with a closed membrane was only slightly larger than the PSD from the open setup over the entire bandwidth range. This result reveals that the fused silica chips presented here made it possible to record close to the lowest noise limit of our recording setup and configuration. In other words, the presence or absence of a fused silica chip in the recording setup did not significantly influence the noise; instead, the noise was dominated by intrinsic voltage noise of the amplifier and its interaction with the total input capacitance. This input capacitance is composed of the capacitance at the input of the amplifier, the capacitance from wiring or other contributing components of the setup, and the capacitance of the chip [26, 27]. Because the capacitance of

the fused silica chips presented here was <1 pF and since the total capacitance was ~2 pF for our setup, a further reduction in current noise would require rigorous optimization of the amplifier hardware, its electrical interconnects, and the entire recording setup (table 1), while further optimization of the fused silica chips would only result in a relatively small reduction in noise and would only be worth the effort after optimization of all other components. Table 1 supports this argument that previously reported recordings with the lowest noise values were typically performed with custom amplifiers that featured exceptionally low voltage noise. These amplifiers were often integrated on the nanopore chip to minimize the capacitance from wiring.

In contrast to the PSD of fused silica chips, the PSD of silicon chips without a nanopore was significantly higher when compared to the open setup as shown in figure 2(b). A reason for the large noise levels of closed silicon chips was their approximately 100-fold larger capacitance compared to fused silica chips (table 1).

The results discussed so far were obtained from chips with closed SiN_x membranes. Fabricating a nanopore in these membranes led to the contribution of an additional source of noise to the total current noise [27]. This so-called thermal noise increases as the resistance of the SiN_x membrane decreases. For nanopores with small diameters close to 2 nm, thermal noise only contributes approximately 1/10 of the total noise at ~1 MHz bandwidth (table 1) and thus still enables recordings close to the noise limit of the amplifier




Figure 2. Experimental setup and comparison of current noise from fused silica chips and from silicon chips. (a) Experimental setup (not to scale). (b) Comparison of the PSD of ionic current for an open setup (i.e. an air gap between the electrodes instead of a chip and aqueous electrolyte, black), a fused silica chip with a closed SiN_x membrane without nanopore (gray), a fused silica chip with a 25 nm nanopore (blue), and a silicon chip with a 30 nm diameter nanopore (red). (c) Graph of the rms current noise as a function of filter cut-off frequency for the silicon chip with nanopore (red), fused silica chip with nanopore (blue), the open setup (black) and theoretically estimated rms noise from thermal noise sources (green). See table 1 for details of the chips used for these recordings. Nanopores were created using a helium ion beam in SiN_x membranes with a thickness of 30 nm [48]. All recordings were performed with a VC-100 amplifier at maximum bandwidth and maximum sampling frequency.

itself. Nanopores with diameters large enough to accommodate protein translocations, however, reduce the resistance across the SiN_x membrane and lead to an increase in thermal noise. For instance, figure 2(b) shows that the PSD of a fused silica chip with a nanopore with a diameter of 25 nm in the SiN_x membrane at bandwidths below ~300 kHz was larger than the PSD of the same chip without a nanopore. At bandwidths above 300 kHz, the PSD of the fused silica chip with the nanopore once again approached the PSD of the open setup (or the setup with a closed chip), indicating that the relative contribution of thermal noise to the total noise decreased at these high bandwidths, and that the total noise was again dominated by the intrinsic noise of the amplifier in conjunction with the entire recording setup. Therefore, the fused silica chips developed here, as well as other chips with a capacitance below 1 pF presented previously, provide at least a three-fold reduction of noise levels at all bandwidths and become increasingly beneficial at high recording bandwidths.

The situation is different for silicon chips: their PSD is significantly larger than the PSD of fused silica chips at all bandwidths and the presence of a nanopore further increases the noise especially at bandwidths above 5 kHz. In the bandwidth range between 100 and 500 kHz, the PSD of the silicon chip with a nanopore is almost two orders of magnitude larger than the PSD of silica chips due to the large electrical capacitance and high dielectric current noise of these silicon chips [27].

The insulating properties of the bulk material of the fused silica and concomitant reduction in capacitance made these chips particularly suitable for low-noise resistive pulse sensing at high recording bandwidths [32]. In order to express noise levels with a more intuitive quantity than the magnitude of a PSD and to compare them with previous reports, we turned to the root mean squared (rms) current noise, which represents the standard deviation from the mean current. Figure 2(c) reveals a three- to six-fold reduced rms noise from recordings with the nanopore in fused silica chips compared to silicon chips over the entire bandwidth range from 100 Hz to ~1 MHz. Table 1 compares these results with the state-of-the-art of previously published rms noise levels at high bandwidths and tabulates the estimated thermal noise [28], type of amplifier, type of support materials, membrane thickness, nanopore dimensions, and chip capacitance.

Table 1 shows that both chip properties and hardware design characteristics of the recording setup play important roles in the fidelity of ionic current recordings. To increase the SNR, a variety of engineered solutions have emerged. For instance, stacks of thin-film insulating layers help to reduce the electrical capacitance, and thus the overall noise of current recordings with silicon substrates [31–36]. These stacked substrates can, however, require complex and time-consuming fabrication processes that can limit their practicality. Likewise, reducing the dimensions of freestanding membranes can reduce noise levels at the cost of increasing fabrication complexity.

Table 1. Comparison of the rms noise of different chips as well as the accompanying fabrication techniques, materials, membrane thicknesses and preparations, amplifiers, nanopore diameters, estimated thermal noise and capacitance with the current state of the art.

Chip materials	Material of freestanding membrane	Membrane thickness	Membrane size	Membrane preparation	Chip capacitance with nanopore ^a	Amplifier	rms noise	Estimated thermal noise (I_T) ^b	Maskless process	Nanopore diameter	References
Fused silica/a-Si	SiN _x	5 nm	500 nm × 500 nm	PECVD and transfer	n.s.	Axopatch 200B	12.6 pA at 10 kHz	n.a.	No	1.5 nm	Lee <i>et al</i> [36]
Si/SiN _x /PDMS	SiN _x	30 nm	~50 μm	LPCVD	n.s.	Axopatch 200B	3 pA at 10 kHz	7.8 pA at 10 kHz	No	6.0 nm	Tabbard-Cossa <i>et al</i> [31]
Pyrex/a-Si/SiN _x /PDMS	SiN _x	20 nm	5 μm × 5 μm	PECVD and transfer	n.s.	A-M systems 2400	4 pA at 10 kHz	4.8 pA at 10 kHz	No	27 nm	Pitchford <i>et al</i> [37]
Si/SiO ₂ /SiN _x /Cyanacrylate/glass/PDMS	SiN _x	10 nm	150 nm × 150 nm	LPCVD	1.5 pF**	Chimera VC100	133.3 pA at 1 MHz	19.4 pA at 1 MHz	No	6.3 nm	Balan <i>et al</i> [32]
Fused silica/SiN _x /Graphene	Graphene	0.34 nm	Ø 2.1 μm	CVD and transfer	<1 pF*	Chimera VC100	110 pA at 1 MHz	21.6 pA at 1 MHz	No	3 nm	Balan <i>et al</i> [39]
SiO ₂ /Si/SiO ₂ /SiN _x /Silicone	SiN _x	4 nm	50 nm × 50 nm	LPCVD	10 pF*	CMOS	23.2 pA at 200 kHz	9.8 pA at 200 kHz	No	2.5 nm	Shekar <i>et al</i> [26]
SiO ₂ /Si/SiO ₂ /SiN _x	SiN _x	10 nm	50 μm	LPCVD	6 pF*	CMOS	125.7 pA at 1 MHz 1430 pA at 5 MHz 4190 pA at 10 MHz 12.9 pA at 100 kHz	21.9 pA at 1 MHz 49 pA at 5 MHz 69.3 pA at 10 MHz 3.4 pA at 100 kHz	No	3.5 nm	Rosenstein <i>et al</i> [33]
Si/SiO ₂ /Si ₃ N ₄ /PDMS	Si ₃ N ₄ /polyimide bead coating	10 nm	500 nm × 500 nm	PECVD	50 pF**	Chimera VC100	155 pA at 1 MHz 580 pA at 1 MHz	10.9 pA at 1 MHz 6.9 pA at 1 MHz	No	2 nm	Goto <i>et al</i> [34]
Si/SiN _x /PDMS	SiN _x	10 nm	50 μm × 50 μm	LPCVD	n.s.	Chimera VC100	62 pA at 250 kHz	10 pA at 250 kHz	No	5.4 nm	Karau <i>et al</i> [35]
Fused silica capillary	n.a.	n.a.	n.a.	n.a.	n.a.	Custom	50 pA at 1 MHz	n.a.	Yes	n.s.	Fracconi <i>et al</i> [43]
Fused silica/SiN _x	SiN _x	30 nm	Ø 20 μm	LPCVD	0.75 pF**	Chimera VC100	11.8 pA at 10 kHz	5.9 pA at 10 kHz	Yes	25 nm	This work, fused silica chip
Fused silica/SiN _x	SiN _x	30 nm	Ø 20 μm	LPCVD	2.2 pF* 0.75 pF**	Chimera VC100	99.6 pA at 250 kHz 316.2 pA at 1 MHz 2.1 pA at 10 kHz	29.5 pA at 250 kHz 59.1 pA at 1 MHz 0.1 pA at 10 kHz	Yes	No pore	This work, fused silica chip
Silicon/SiN _x	SiN _x	30 nm	9 μm × 9 μm	LPCVD	1.3 pF* 213 pF*	Axopatch 200B	95.6 pA at 250 kHz 213 pA at 1 MHz 19.5 pA at 10 kHz	0.6 pA at 250 kHz 1.3 pA at 1 MHz 0.8 pA at 10 kHz	No	30 nm	This work, silicon chip
Fused silica/SiN _x	SiN _x	30 nm	Ø 20 μm	LPCVD	0.75 pF** 2.2pF*	Axopatch 200B	1.1 pA at 10 kHz	0.1 pA at 10 kHz	Yes	No pore	This work, fused silica chip
Fused silica/SiN _x	SiN _x	30 nm	Ø 20 μm	LPCVD	0.75 pF** 2.2pF*	Axopatch 200B	18.7 pA at 10 kHz	5.9 pA at 10 kHz	Yes	25 nm	This work, fused silica chip
Silicon/SiN _x	SiN _x	30 nm	9 μm × 9 μm	LPCVD	213 pF*	Axopatch 200B	19.5 pA at 10 kHz	0.8 pA at 10 kHz	No	No pore	This work, silicon chip

Table 1. (Continued.)

Chip materials	Material of freestanding membrane	Membrane thickness	Membrane size	Membrane preparation	Chip capacitance with nanopore ^a	Amplifier	rms noise	Estimated thermal noise (I_T) ^b	Maskless process	Nanopore diameter	References
Silicon/SiN _x	SiN _x	30 nm	9 $\mu\text{m} \times 9 \mu\text{m}$	LPCVD	213 pF [*]	Axopatch 200B	34.6 pA at 10 kHz	6.1 pA at 10 kHz	No	26 nm	This work, silicon chip
Silicon/SiN _x	SiN _x	30 nm	9 $\mu\text{m} \times 9 \mu\text{m}$	LPCVD	n.a.	Chimera VC100	22.8 pA at 10 kHz	0.8 pA at 10 kHz	No	No pore	This work, silicon chip
n.a. (open setup)	n.a.	n.a.	n.a.	n.a.	1 pF [*]	Chimera VC100	320 pA at 250 kHz 721.9 pA at 1 MHz 2.04 pA at 10 kHz	4 pA at 250 kHz 8 pA at 1 MHz n.a.	n.a.	n.a.	This work, open setup
							90.5 pA at 250 kHz 175.3 pA at 1 MHz				

^a Measured capacitance (*) or theoretically estimated capacitance (**) using $C = \epsilon_r \epsilon_0 \frac{A}{d}$. Here C is the capacitance (F), ϵ_r is the relative permittivity of the material (unitless). ϵ_0 is the vacuum permittivity $8.854 \times 10^{-12} \text{ F m}^{-1}$, A is the surface area of the material in contact with electrolyte solution (m^2) and d is the membrane thickness (m).

^b The thermal noise (I_T) was estimated using the formula $I_T(f_c) = \sqrt{\frac{4kTc_1f_c}{R}}$ according to Uram *et al* [27]. Here k is Boltzmann's constant $1.38 \times 10^{-23} \text{ m}^2 \text{ kg s}^{-2} \text{ K}^{-1}$, T the temperature (K), $c_1 = 1.04$ (unitless) is the correction coefficient of thermal noise, f_c the cutoff frequency (s^{-1}) and R is the resistance (Ω). For previously published work, we calculated thermal noise using the resistance obtained from literature.

n.s.: not specified.

n.a.: not applicable.




Figure 3. Current-versus-time recordings of translocations of IgG₁ proteins through a nanopore in a silicon chip filtered digitally with a Gaussian low pass filter with a cut-off frequency of 50 kHz (dark red) and at 15 kHz (light red) compared to a nanopore in a fused silica chip at 50 kHz (dark blue) and at 15 kHz (light blue). The rms noise levels of the silicon chip were 30.6 and 53 pA, while they were 7.7 and 14 pA for the fused silica chip. The baseline (black) and five times rms noise (green) of the recorded current signal filtered at 50 kHz define the detection threshold of the translocation events. The nanopores in both chip materials had a diameter of 17 nm and were made by controlled breakdown [49].

With regard to amplifiers, the Chimera VC-100 is currently the benchmark among commercially-available amplifiers for high-bandwidth and low-noise capabilities in the context of ionic current recordings and was used by several of the studies summarized in table 1. CMOS and custom amplifiers outperform the Chimera in terms of bandwidth and noise but demand extensive technical expertise to engineer, fabricate, and use. Fraccari *et al* reported the lowest noise levels at high bandwidth so far by employing a custom amplifier and fused silica nanocapillaries; this combination achieved an exceptionally low rms noise level of only 50 pA at ~ 1 MHz bandwidth (table 1) [43]. The highest bandwidth under low-noise recordings conditions was reported by Shekar *et al* and required multiple lithography, etching, and deposition steps for nanopore chip fabrication and on-chip integration of the amplifier to achieve rms noise levels of 126 pA at ~ 1 MHz and 4190 pA at ~ 10 MHz (table 1) [26].

The two reports by Fraccari *et al* and Shekar *et al* used custom amplifiers that were not available in the work presented here. In order to compare the noise characteristics obtained here with fused silica and with silicon chips from previous reports, we focused on those studies in table 1 that employed either the Chimera VC-100 amplifier or the Axopatch 200B amplifier. Among low-noise recordings with the Chimera VC-100 amplifier, previously reported rms noise levels at ~ 1 MHz ranged from 110 to 580 pA. Table 1 shows that the fused silica chips we prepared achieved comparable levels ranging from 213 to 316 pA at this bandwidth, whereas the rms noise level for silicon chips was two- to three-times higher. Among low-noise recordings with the Axopatch 200B amplifier, previously reported rms noise levels at 10 kHz ranged from 3 to 13 pA. Table 1 shows that the fused silica chips that we prepared achieved comparable levels ranging from 1 to 19 pA at this bandwidth, whereas the rms noise level for silicon chips was significantly higher and ranged from 20 to 35 pA at 10 kHz bandwidth.

Taken together, these results show that the fused silica chips that we prepared matched the low-noise performance of many of the lowest-noise glass chips or silica chips with thick insulating layers; an additional attractive feature of these chips is that they can be produced by an alternative method, which proceeds on wafer-scale and does not require a mask or dicing.

2.3. Protein translocations with a silicon chip and a fused silica chip

In the context of resistive pulse recordings, the noise level of the current baseline in combination with the length and diameter of the nanopore determines the minimum detectable volume of the biomolecule [4, 7, 11, 27]. As proteins can translocate through a nanopore on a timescale of microseconds or less [7, 24], resistive pulses should ideally be recorded at bandwidths of at least 1 MHz to resolve the majority of resistive pulses. In practice, the bandwidth of resistive current recordings is often limited to 100 kHz or even 10 kHz by low-pass filtering due to the strong increase in the dielectric noise with increasing bandwidth [27]. In addition, even with no digital filters applied, recording electronics can limit the achievable bandwidth; the electronic components of the commonly used Axopatch 200B amplifier from Molecular Devices Inc., for instance, limit its recording bandwidth to ~ 55 kHz [24] and therefore the noise level at this maximal bandwidth is critical for protein characterization [4, 24]. Figure 3 compares current versus time recordings from translocations of IgG₁ proteins through a nanopore and shows, along with figure 2(c), that the noise in the bandwidth range from 15 to 50 kHz from the fused silica chip was four-fold lower than the noise from the silicon chip. The IgG₁ proteins are non-spherical and therefore—as we showed previously—the peak amplitudes in the recorded current vary depending on the orientation of the proteins during their passage through the pore [4, 7].

Figure 3 also shows that with identical protein concentration in the recording electrolyte above the nanopore chip, the current trace filtered at 50 kHz from the fused silica chip detected translocation events four-times more frequently than the one from the silicon chip. In fact, the relatively high noise levels from the silicon chip at 50 kHz rendered a large number of events with small amplitude undetectable, while they clearly exceeded the detection threshold of five-times rms noise when recorded with the fused silica chip; the SNR of the fused silica chip was at least 3.6-fold greater than the silicon chip when both recordings were filtered at 50 kHz.

2.4. Comparison of laser-induced noise from a silicon chip and from a fused silica chip

Besides the dielectric properties, photo-induced noise by laser illumination of silicon chips limits their application in combined electronic and optical measurements [37]. Li *et al* suggested that laser-induced ionic current noise results from a photo-induced electrochemical catalytic process at the interface of the semiconductor and the electrolyte [40]. As there is no semi-conducting material present in fused silica chips, we expected little to no photo-induced noise from these chips [40]. To test this hypothesis, we focused a pulsed laser (wavelength $560\text{ nm} \pm 5\text{ nm}$) on the SiN_x membrane of silicon and silica chips and recorded noise values in the presence and absence of laser illumination. We selected a pulsed laser to minimize possible artifacts from heating [49, 50]. Figure 4(a) shows that the silicon chip responded with a noise that increased strongly with increasing laser power and saturated the amplifier when currents exceeded 20 nA at a laser power of $11.4\text{ }\mu\text{W}$. In contrast, figure 4(b) shows that recordings from fused silica chips resulted in no detectable laser-induced noise within the tested range of laser powers up to $690\text{ }\mu\text{W}$. Figure 4(c) provides a quantitative comparison between the rms noise as a function of laser power for both chip materials. It shows that the noise of fused silica chips is always significantly lower compared to silicon chips and that especially at laser powers above $0.5\text{ }\mu\text{W}$, the fused silica chip offers dramatic improvements due to the absence of laser-induced noise compared to a strong increase in laser-induced noise from silicon chips. This difference makes fused silica chips compelling for nanopore experiments with combined electrical and optical measurements [37, 38, 49, 51].

3. Conclusion

This paper introduces a maskless fabrication technique that makes it possible to produce fused silica chips with a permanently attached, freestanding SiN_x membrane on a wafer scale. These chips improve the SNR of electrical recordings four-fold when compared to silicon chips that have similar dimensions of the freestanding membrane window, similar membrane thickness, and similar nanopore diameter.

The work presented here shows that improvements in the recorded current noise provide a range of practical benefits in the context of protein sensing with nanopores. For instance,




Figure 4. Effect of laser illumination on the recorded current noise from a silicon chip with a nanopore of 30 nm in diameter and from a fused silica chip with a nanopore of 25 nm in diameter. (a) Laser illumination of the SiN_x membrane on a silicon chip induced strongly increasing electrical current noise with increasing laser power; the amplifier saturated at $\sim 0.01\text{ mW}$ laser power. (b) Laser illumination of the SiN_x membrane on a fused silica chip did not lead to a detectable increase in noise, even at laser powers above 0.5 mW . (c) Comparison of the rms current noise of the silicon chip (red) with the fused silica chip (blue) of the current traces at a filter cutoff frequency of 15 kHz.

nanopores in fused silica substrates make it possible to detect and characterize protein translocation events at four-fold higher frequency than nanopores in silicon substrates [24], enabling label-free biomolecule detection with improved statistics. In combination with recent developments in integrated CMOS current amplifiers, these low-noise chips could further improve the information content and accuracy of estimates of multiple parameters calculated from the resistive pulses of individual globular biomolecules such as proteins [4, 33].

Additionally, we demonstrate that the fused silica substrates prepared here showed no laser-induced electrical noise upon illumination. In contrast, measurements with silicon chips showed strong noise upon laser illumination in

agreement with a previous report [37]. Therefore, fused silica substrates are well suited for nanopore-based experiments that perform electrical recording and optical monitoring in parallel [37, 38]. Approaches that combine optical with electrical measurements have shown promise in recent applications for DNA sequencing [4, 52] but have been limited by optical and thermal noise under laser illumination.

Looking forward, the fabrication process we report here also has potential benefits extending beyond producing nanopores, as it can generate other three-dimensional nanoscale features such as fluidic channels, mixers and reaction chambers on the surface or within the transparent bulk material of fused silica [11, 18, 44–46]. Integrating fused silica-based substrates with 2D materials like graphene, hexagonal boron nitride, or molybdenum disulphide (MoS_2), may reduce the dielectric noise in 2D material-based nanopore recordings compared to supporting these materials on silicon chips. These kinds of nanopore chips have attracted broad interest due to their spatial resolution in DNA sequencing but have been limited by high frequency noise [39, 53–58]. Advanced combinations of these lab-on-a-chip features with nanopore detectors, produced in a batch format, may ultimately enable the next generation of nano- and microscale devices with possible applications in low-cost diagnostics, point-of-care devices, fundamental biophysics studies, and implantable measurement systems. Moreover, in the context of recent work on large area nanopore arrays [59, 60], the direct writing method presented here may contribute to the field of energy research where such arrays in membranes function as part of energy storage or conversion devices [61].

4. Experimental section

4.1. Wafer-scale fabrication of fused silica chips

The fabrication process started with 3D patterning using a femtosecond-pulsed laser in a 500 μm thick, fused silica wafer with a diameter of 100 mm as shown in figure 1(b). The density modification with the laser was performed using an f100-enhanced laser setup (<500 nJ, laser $\lambda = 1030$ nm) from FemtoPrint SA in Muzzano, Switzerland. We performed LPCVD of 30 nm thick low stress SiN_x on the fused silica wafer after the laser writing step because this sequence prevents damage of the SiN_x layer by laser irradiation on the side of the wafer that will later support the freestanding SiN_x window. A laser ablation step with the femtosecond-pulsed laser removed the SiN_x layer on the side of the fused silica chip with the large opening – this side is labelled top side in figure 1(a). During the subsequent chemical wet etch in 45% wt KOH at 80 °C, a wafer holder (AMMT GmbH Frankenthal, Germany) fabricated from PEEK protected the SiN_x membrane side of the wafer that opposed the side with the large cavities. Chemical wet etching of the fused silica took between 46 and 48 h and removed the laser-exposed area, creating a cavity on one side of the chip and a freestanding SiN_x membrane on the opposite side of the chip with a diameter ranging from 5 to 40 μm . Because we knew the

thickness of the wafer with high precision, we were able to control the depth of the cone during our etching step. After etching, we inspected the chips with a light microscope and we expected to visualize the interface between the SiN_x membrane and the fused silica with the membrane in focus. In the event that the etching was too shallow (i.e. the SiN_x membrane was not yet freestanding), we were unable to visualize this interface between the two materials with a light microscope; in this case etching was resumed. Before use, we snapped off the individual chips from the wafer along pre-designed break lines, no dicing was necessary.

4.2. Nanopore fabrication in a SiN_x membrane with a helium-ion beam microscope

Before ion-beam fabrication, we sputtered a 40 nm thick gold layer onto the non-etched, pristine side of the SiN_x membrane – this side is the lower side in figure 1(a) – to ensure a reliable charge distribution and to limit charge build-up during SEM operation. We sculpted a nanopore with a diameter of ~ 25 nm using a helium ion beam microscope (Zeiss Orion Plus, Carl Zeiss, Peabody, MA) through the Au- SiN_x membrane [48]. Prior to all resistive pulse experiments, we treated the chips with freshly prepared Piranha solution (30% H_2O_2 and concentrated H_2SO_4 mixed at a ratio of 1:3) for 20 min to clean the chips and to remove the gold layer.

4.3. Nanopore fabrication in a SiN_x membrane by controlled breakdown (CBD)

We performed CBD on silicon chips and on fused silica chips. We used custom-ordered silicon chips from Norcada Inc., Edmonton, Canada, which contained a 9 $\mu\text{m} \times 9 \mu\text{m}$ square area of the freestanding SiN_x window supported by a 4 mm $\times$ 4 mm silicon chip. The thickness of the SiN_x layer and the freestanding window of these chips was 30 nm. We fabricated nanopores in fused silica and in silicon chips by CBD using an electrolyte containing 2 M LiCl with 10 mM tris-HCl and 1 mM EDTA at pH 8.0, by applying 0.6 V nm^{-1} for 14 min to perform the initial breakdown and a square wave bipolar voltage protocol with an amplitude of ± 0.2 V nm^{-1} and a duration of 5 s at each polarity for 80 min in order to enlarge the nanopore until the measured current reached the value indicating a nanopore with a diameter of ~ 17 nm [62, 63].

4.4. Noise characterization of fused silica chips and silicon chips

For all experiments that characterized the noise of nanopore chips, we prepared nanopores with helium-ion beam in both the silicon and fused silica substrates. As shown in figure 2(a), we mounted the chips between two gaskets of PDMS to form two compartments of fluids, which were in contact with the nanopore from either side of the chips. Two pellet electrodes from Warner Instruments, (E 206), Hamden, CT, USA, connected these two compartments to a VC100 amplifier from Chimera Inc. or to an Axopatch 200B amplifier from Molecular Devices Inc. The manufacturer states that the VC100 amplifier has a maximum attainable bandwidth of

~1 MHz and records current traces at a maximum sampling rate of 4.16 MS s^{-1} . We performed all the current recordings in a buffer solution of 2 M KCl + 10 mM HEPES at pH 7.4. Piranha cleaning with freshly prepared solution for 20 min provided a clean chip surface.

4.5. Comparison of protein translocations with a silicon chip and a fused silica chip

For both the silicon and fused silica chips, we recorded the translocation of IgG₁ proteins through nanopores created by CBD and cleaned with fresh Piranha solution before the experiments. We purchased the monoclonal anti-biotin IgG₁ (B7653) proteins from Sigma Aldrich and diluted the IgG₁ to 500 nM in the recording electrolyte. We recorded current at 0.1 V applied potential and filtered data from protein translocation digitally with a Gaussian lowpass filter with a cutoff frequency of 50 or 15 kHz. We defined a translocation event as a deviation from the recorded baseline current by more than five times the standard deviation of the noise [64].

4.6. Comparison of laser-induced noise on a silicon chip and on a fused silica chip

To evaluate the influence of laser illumination on the electrical noise of the nanopore, we focused a pulsed super continuum laser beam with a selected wavelength of $560 \text{ nm} \pm 5 \text{ nm}$, pulse duration of 150 ps, and pulse frequency of 40 MHz (Solea, PicoQuant GmbH, Germany), onto the SiN_x membrane by a 60× objective with 1.20 NA. The choice of pulsed-laser illumination minimized possible thermal effects due to laser-induced heating [50]. We recorded the current trace with an eONE amplifier (Elements s.r.l. in Cesena, Italy) with sampling rate of 200 kHz, and filtered the data digitally with a Gaussian low-pass filter with a cutoff-frequency at 15 kHz.

Acknowledgments

The authors thank Oxford Nanopore Technologies, the Swiss National Science Foundation (grant number: 200021_169304), and a Graduate Research Fellowship from the US National Science Foundation (JH) for funding. We also thank the team from FemtoPrint SA Muzzano, Switzerland as well as the staff from the Center for MicroNanotechnology (CMi) for the École Polytechnique Fédérale de Lausanne (EPFL) for training and technical discussions.

ORCID iDs

Lennart J de Vreede  <https://orcid.org/0000-0001-7476-2057>

Cuifeng Ying  <https://orcid.org/0000-0002-7279-1388>

Jared Houghtaling  <https://orcid.org/0000-0003-1557-9716>

Michael Mayer  <https://orcid.org/0000-0002-6148-5756>

References

- [1] Dekker C 2007 Solid-state nanopores *Nat. Nanotechnol.* **2** 209–15
- [2] Wanunu M 2012 Nanopores: a journey towards DNA sequencing *Phys. Life Rev.* **9** 125–58
- [3] Fologea D, Uplinger J, Thomas B, McNabb D S and Li J 2005 Slowing DNA translocation in a solid-state nanopore *Nano Lett.* **5** 1734–7
- [4] Yusko E C et al 2017 Real-time shape approximation and fingerprinting of single proteins using a nanopore *Nat. Nanotechnol.* **12** 360–7
- [5] Di Fiori N, Squires A, Bar D, Gilboa T, Moustakas T D and Meller A 2013 Optoelectronic control of surface charge and translocation dynamics in solid-state nanopores *Nat. Nanotechnol.* **8** 946
- [6] Rivas F, Zahid O K, Reesink H L, Peal B T, Nixon A J, DeAngelis P L, Skardal A, Rahbar E and Hall A R 2018 Label-free analysis of physiological hyaluronan size distribution with a solid-state nanopore sensor *Nat. Commun.* **9** 1037
- [7] Yusko E C, Johnson J M, Majd S, Prangkio P, Rollings R C, Li J, Yang J and Mayer M 2011 Controlling protein translocation through nanopores with bio-inspired fluid walls *Nat. Nanotechnol.* **6** 253–60
- [8] Han A, Schürmann G, Mondin G, Bitterli R A, Hegelbach N G, de Rooij N F and Staufer U 2006 Sensing protein molecules using nanofabricated pores *Appl. Phys. Lett.* **88** 093901
- [9] Li J, Gershow M, Stein D, Brandin E and Golovchenko J A 2003 DNA molecules and configurations in a solid-state nanopore microscope *Nat. Mater.* **2** 611
- [10] Uram J D and Mayer M 2007 Estimation of solid phase affinity constants using resistive-pulses from functionalized nanoparticles *Biosens. Bioelectron.* **22** 1556–60
- [11] Uram J D, Ke K, Hunt A J and Mayer M 2006 Label-free affinity assays by rapid detection of immune complexes in submicrometer pores *Angew. Chem. Int. Ed.* **45** 2281–5
- [12] Bezrukov S M and Kasianowicz J J 1993 Current noise reveals protonation kinetics and number of ionizable sites in an open protein ion channel *Phys. Rev. Lett.* **70** 2352–5
- [13] Bezrukov S M, Vodyanoy I and Parsegian V A 1994 Counting polymers moving through a single ion channel *Nature* **370** 279
- [14] Kasianowicz J J and Bezrukov S M 1995 Protonation dynamics of the alpha-toxin ion channel from spectral analysis of pH-dependent current fluctuations *Biophys. J.* **69** 94–105
- [15] Kasianowicz J J, Brandin E, Branton D and Deamer D W 1996 Characterization of individual polynucleotide molecules using a membrane channel *Proc. Natl Acad. Sci.* **93** 13770–3
- [16] Yusko E C, Prangkio P, Sept D, Rollings R C, Li J and Mayer M 2012 Single-particle characterization of Aβ oligomers in solution *ACS Nano* **6** 5909–19
- [17] Houghtaling J, List J and Mayer M 2018 Nanopore-based, rapid characterization of individual amyloid particles in solution: concepts, challenges, and prospects *Small* **14** 1802412
- [18] Uram J D, Ke K, Hunt A J and Mayer M 2006 Submicrometer pore-based characterization and quantification of antibody–virus interactions *Small* **2** 967–72
- [19] Si W, Zhang Y, Wu G, Sha J, Liu L and Chen Y 2014 DNA sequencing technology based on nanopore sensors by theoretical calculations and simulations *Chin. Sci. Bull.* **59** 4929–41
- [20] Luan B, Wang D, Zhou R, Harrer S, Peng H and Stolovitzky G 2012 Dynamics of DNA translocation in a solid-state

- nanopore immersed in aqueous glycerol *Nanotechnology* **23** 455102
- [21] Zhang H *et al* 2013 Slowing down DNA translocation through solid-state nanopores by pressure *Small* **9** 4112–7
- [22] Li X, Hu R, Li J, Tong X, Diao J J, Yu D and Zhao Q 2016 Non-sticky translocation of bio-molecules through Tween 20-coated solid-state nanopores in a wide pH range *Appl. Phys. Lett.* **109** 143105
- [23] Balme S, Coulon P E, Lepoitevin M, Charlot B, Yandrapalli N, Favard C, Muriaux D, Bechelany M and Janot J-M 2016 Influence of adsorption on proteins and amyloid detection by silicon nitride nanopore *Langmuir* **32** 8916–25
- [24] Plesa C, Kowalczyk S W, Zinsmeister R, Grosberg A Y, Rabin Y and Dekker C 2013 Fast translocation of proteins through solid state nanopores *Nano Lett.* **13** 658–63
- [25] Storm A J, Storm C, Chen J, Zandbergen H, Joanny J-F and Dekker C 2005 Fast DNA translocation through a solid-state nanopore *Nano Lett.* **5** 1193–7
- [26] Shekar S, Niedzwiecki D J, Chien C-C, Ong P, Fleischer D A, Lin J, Rosenstein J K, Drndić M and Shepard K L 2016 Measurement of DNA translocation dynamics in a solid-state nanopore at 100 ns temporal resolution *Nano Lett.* **16** 4483–9
- [27] Uram J D, Ke K and Mayer M 2008 Noise and bandwidth of current recordings from submicrometer pores and nanopores *ACS Nano* **2** 857–72
- [28] Wen C, Zeng S, Arstila K, Sajavaara T, Zhu Y, Zhang Z and Zhang S-L 2017 Generalized noise study of solid-state nanopores at low frequencies *ACS Sens.* **2** 300–7
- [29] Smeets R M M, Keyser U F, Dekker N H and Dekker C 2008 Noise in solid-state nanopores *Proc. Natl. Acad. Sci.* **105** 417–21
- [30] Pud S, Verschueren D, Vukovic N, Plesa C, Jonsson M P and Dekker C 2015 Self-aligned plasmonic nanopores by optically controlled dielectric breakdown *Nano Lett.* **15** 7112–7
- [31] Tabard-Cossa V, Trivedi D, Wiggin M, Jetha N N and Marziali A 2007 Noise analysis and reduction in solid-state nanopores *Nanotechnology* **18** 305505
- [32] Balan A, Machielse B, Niedzwiecki D, Lin J, Ong P, Engelke R, Shepard K L and Drndić M 2014 Improving signal-to-noise performance for DNA translocation in solid-state nanopores at MHz bandwidths *Nano Lett.* **14** 7215–20
- [33] Rosenstein J K, Wanunu M, Merchant C A, Drndić M and Shepard K L 2012 Integrated nanopore sensing platform with sub-microsecond temporal resolution *Nat. Methods* **9** 487
- [34] Goto Y, Yanagi I, Matsui K, Yokoi T and Takeda K-I 2016 Integrated solid-state nanopore platform for nanopore fabrication via dielectric breakdown, DNA-speed deceleration and noise reduction *Sci. Rep.* **6** 31324
- [35] Karau P and Tabard-Cossa V 2018 Capture and translocation characteristics of short branched DNA labels in solid-state nanopores *ACS Sens.* **3** 1308–15
- [36] Lee M-H, Kumar A, Park K-B, Cho S-Y, Kim H-M, Lim M-C, Kim Y-R and Kim K-B 2014 A low-noise solid-state nanopore platform based on a highly insulating substrate *Sci. Rep.* **4** 7448
- [37] Pitchford W H, Kim H-J, Ivanov A P, Kim H-M, Yu J-S, Leatherbarrow R J, Albrecht T, Kim K-B and Edel J B 2015 Synchronized optical and electronic detection of biomolecules using a low noise nanopore platform *ACS Nano* **9** 1740–8
- [38] Soni G V, Singer A, Yu Z, Sun Y, McNally B and Meller A 2010 Synchronous optical and electrical detection of biomolecules traversing through solid-state nanopores *Rev. Sci. Instrum.* **81** 014301
- [39] Balan A, Chien C-C, Engelke R and Drndić M 2015 Suspended solid-state membranes on glass chips with sub 1-pF capacitance for biomolecule sensing applications *Sci. Rep.* **5** 17775
- [40] Li Y, Chen C, Kerman S, Neutens P, Lagae L, Groeseneken G, Stakenborg T and Van Dorpe P 2013 Harnessing plasmon-induced ionic noise in metallic nanopores *Nano Lett.* **13** 1724–9
- [41] Dimitrov V, Mirsaidov U, Wang D, Sorsch T, Mansfield W, Miner J, Klemens F, Cirelli R, Yemenicioglu S and Timp G 2010 Nanopores in solid-state membranes engineered for single molecule detection *Nanotechnology* **21** 065502
- [42] Roelen Z, Bustamante J A, Carlsen A, Baker-Murray A and Tabard-Cossa V 2018 Instrumentation for low noise nanopore-based ionic current recording under laser illumination *Rev. Sci. Instrum.* **89** 015007
- [43] Fraccari R L, Ciccarella P, Bahrami A, Carminati M, Ferrari G and Albrecht T 2016 High-speed detection of DNA translocation in nanopipettes *Nanoscale* **8** 7604–11
- [44] Bellouard Y *et al* 2012 Femtoprint: a femtosecond laser printer for micro- and nano-scale systems 2012 *Conf. on Lasers and Electro-Optics, Paper ATu3L.3* (Optical Society of America) p ATu3L.3 CLEO: Applications and Technology
- [45] An R, Uram J D, Yusko E C, Ke K, Mayer M and Hunt A J 2008 Ultrafast laser fabrication of submicrometer pores in borosilicate glass *Opt. Lett.* **33** 1153–5
- [46] Felix S, Koji S, Martínez V R, Roberto O, Lóránd K and Pal O 2018 Three-dimensional femtosecond laser processing for lab-on-a-chip applications *Nanophotonics* **7** 613
- [47] Bucaro J A and Dardy H D 1974 High-temperature Brillouin scattering in fused quartz *J. Appl. Phys.* **45** 5324–9
- [48] Yang J, Ferranti D C, Stern L A, Sanford C A, Huang J, Ren Z, Qin L-C and Hall A R 2011 Rapid and precise scanning helium ion microscope milling of solid-state nanopores for biomolecule detection *Nanotechnology* **22** 285310
- [49] Gilboa T and Meller A 2015 Optical sensing and analyte manipulation in solid-state nanopores *Analyst* **140** 4733–47
- [50] Wickremasinghe N, Wang X, Schmitzer H and Wagner H P 2014 Eliminating thermal effects in z-scan measurements of thin PTCDA films *Opt. Express* **22** 23955–64
- [51] Larkin J, Foquet M, Turner S W, Korlach J and Wanunu M 2014 Reversible positioning of single molecules inside zero-mode waveguides *Nano Lett.* **14** 6023–9
- [52] Ivankin A, Henley R Y, Larkin J, Carson S, Toscano M L and Wanunu M 2014 Label-free optical detection of biomolecular translocation through nanopore arrays *ACS Nano* **8** 10774–81
- [53] Si W, Zhang Y, Sha J and Chen Y 2018 Controllable and reversible DNA translocation through a single-layer molybdenum disulfide nanopore *Nanoscale* **10** 19450–8
- [54] Si W and Aksimentiev A 2017 Nanopore sensing of protein folding *ACS Nano* **11** 7091–100
- [55] Arjmandi-Tash H, Belyaeva L A and Schneider G F 2016 Single molecule detection with graphene and other two-dimensional materials: nanopores and beyond *Chem. Soc. Rev.* **45** 476–93
- [56] Kumar A, Park K-B, Kim H-M and Kim K-B 2013 Noise and its reduction in graphene based nanopore devices *Nanotechnology* **24** 495503
- [57] Feng J, Graf M, Liu K, Ovchinnikov D, Dumcenco D, Heiranian M, Nandigana V, Aluru N R, Kis A and Radenovic A 2016 Single-layer MoS₂ nanopores as nanopower generators *Nature* **536** 197–200
- [58] Liu S *et al* 2013 Boron nitride nanopores: highly sensitive DNA single-molecule detectors *Adv. Mater.* **25** 4549–54
- [59] Xia D, Huynh C, McVey S, Kobler A, Stern L, Yuan Z and Ling X S 2018 Rapid fabrication of solid-state nanopores with high reproducibility over a large area using a helium ion microscope *Nanoscale* **10** 5198–204
- [60] de Vreede L J, van den Berg A and Eijkel J C 2015 Nanopore fabrication by heating Au particles on ceramic substrates *Nano Lett.* **15** 727–31

- [61] Liu C, Gillette E I, Chen X, Pearse A J, Kozen A C, Schroeder M A, Gregorczyk K E, Lee S B and Rubloff G W 2014 An all-in-one nanopore battery array *Nat. Nanotechnol.* **9** 1031–9
- [62] Kwok H, Briggs K and Tabard-Cossa V 2014 Nanopore fabrication by controlled dielectric breakdown *PloS One* **9** e92880
- [63] Ying C, Houghtaling J, Eggenberger O M, Guha A, Nirmalraj P, Awasthi S, Tian J and Mayer M 2018 Formation of Single Nanopores with diameters of 20–50 nm in silicon nitride membranes using laser-assisted controlled breakdown *ACS Nano* **12** 11458–70
- [64] Plesa C and Dekker C 2015 Data analysis methods for solid-state nanopores *Nanotechnology* **26** 084003