

LETTER • OPEN ACCESS

Resistive switching properties in polycrystalline $LiNbO_3$ thin films

To cite this article: Gongying Chen et al 2024 Appl. Phys. Express 17 054001

View the article online for updates and enhancements.

You may also like

- <u>Reaction Mechanisms of La₂NiO₄₊</u> Oxygen Electrodes Operated in <u>Electrolysis and Fuel Cell Mode</u> G. Sdanghi, L. Yefsah, F. Mauvy et al.
- Highly Sensitive and Selective Detection of Diabetic Nephropathy Markers by a Perovskite LaNiO_{3x} Based Potentiometric Sensor Titisha Chakraborty, Munmun Das, Chan Yu Lin et al.
- Effect of Copper-Doping on LiNiO, Positive Electrode for Lithium-Ion Batteries Xiang-Ze Kong, Dong-Lin Li, Katja Lahtinen et al.

OPEN ACCESS

https://doi.org/10.35848/1882-0786/ad3f6d



Resistive switching properties in polycrystalline LiNbO₃ thin films

Gongying Chen, Chao Zeng, Ye Liao, Wei Huang*, Jianyuan Wang, Guangyang Lin, Cheng Li, and Songyan Chen

Department of Physics, Xiamen University, Xiamen 361005, People's Republic of China

*E-mail: weihuang@xmu.edu.cn

Received March 27, 2024; revised April 9, 2024; accepted April 16, 2024; published online May 3, 2024

LiNbO₃ (LNO) is currently intensively studied as an important ferroelectric material. In this work, polycrystalline LNO films were prepared through a sputtering technique, and their ferroelectricity-related resistive switching property was investigated using a device structure of PtSi/SiO₂/LNO/Pt. The device exhibits a volatile resistance switching property at lower positive sweeping voltages and a stable bipolar nonvolatile switching property at higher sweeping voltages. The resistive switching mechanism of the device is discussed based on the domain wall conductivity characteristics of the polycrystalline LNO thin films. The PtSi/SiO₂/LNO/Pt memristor device has potential applications in memory and artificial neural synapses. © 2024 The Author(s). Published on behalf of The Japan Society of Applied Physics by IOP Publishing Ltd

trong spontaneous polarization is a typical property of ferroelectric materials. When ferroelectric domains are oriented differently, domain walls (DWs) form between them. The discontinuity of polarization strength components perpendicular to DWs results in the accumulation of bound charges at the DWs, contributing to local electric conductivity. This phenomenon is called domain wall conductivity (DWC).^{1–4)} DWC in ferroelectric materials is determined by the type and density of the bound charge and is related to the inclination angle and polarization strengths of the domains on both sides.^{4–8)}

In the case of bulk ferroelectric materials, which are usually thicker than 100 μ m, domains can be stably formed and controlled by the applied bias. However, the high coercive voltage required by the coercive field, as large as 2.1×10^5 V/cm,⁹⁾ significantly limits the bulk ferroelectric materials in DWC applications. As the thickness is reduced to several hundred nanometers in ferroelectric films, the coercive voltage is significantly reduced. For example, a 16 V coercive voltage was observed in a 200 nm film of LiNbO₃ (LNO).¹⁰⁾ In various ferroelectric devices such as supercapacitors and tunnel junctions, ferroelectric films are contacted with metal electrodes. As the polarization within the ferroelectric thin film is interrupted at the metal/ferroelectric interface, interfacial bound charges are generated. In early studies, the Thomas-Fermi theory was proposed to address the electrostatic potential problem at the metal/ferroelectric interface.¹¹⁻¹³ According to the theory, the ability of a metal to shield the electric field generated by the bound charges depends on the metal's Fermi level and electron density. This shielding ability is described by the metal's screening length. A smaller screening length of the contacting metal ensures full shielding of the interfacial bound charges. However, for metals with a large screening length, the compensation charges in the metal are less than the bound charges. As a result, a non-vanishing electric field opposite to the polarization is built inside the ferroelectric film, which is called the depolarization field. Under the depolarization field, the surface polarization direction can be reversed to form a surface reversion layer in the ferroelectric film.^{5,12–15)}

In recent years, LNO has been intensively investigated as an important ferroelectric material owing to its high spontaneous polarization of 0.70 Cm^{-2} and high Curie temperature

of 1210 °C.^{16–18)} The DWC property has been intensively studied in single-crystal LNO films for the preparation of memristors.^{8,10,19)} An on/off ratio as high as 10¹² has been reached by the single-crystal LNO memristor.²⁰⁾ In other studies on ion-exfoliated single-crystal LNO films, oxygen vacancy-based filaments were also reported to result in resistive switching properties.^{21–23)} On the other hand, the possible DWC-related resistive switching properties in poly-crystalline LNO (poly-LNO) films have rarely been studied. Compared with single-crystal LNO, poly-LNO has the merit of easy fabrication.

In this research, poly-LNO films were fabricated via magnetron sputtering and subsequent thermal annealing. The phenomenon of low resistance state in poly-LNO in a double inert electrode PtSi/LNO/Pt device was observed. With the introduction of SiO₂, a device of PtSi/SiO₂/LNO/Pt was proposed to realize resistive switching characteristics based on DWC.

To study the ferroelectric property of the LNO films, LNO was prepared via magnetron sputtering on PtSi electrode substrates at room temperature. The PtSi electrode substrate was prepared through the sputtering of 150 nm Pt on the Si (100) substrate followed by rapid thermal annealing (RTA). The purity of the Pt target was 99.99%. The annealing was conducted at 800 °C for 1 min in air or in pure nitrogen environment (99.999%). After annealing in pure nitrogen environment, the formed 300 nm thick PtSi layer exhibited a sheet resistance of 0.39 Ω/\Box with high thermal stability. In another way, the PtSi bottom electrode was formed through annealing in ambient air. Due to the oxidation effect, a surface SiO₂ layer is naturally formed on top of the PtSi. Before LNO sputtering, the base pressure of the vacuum chamber was pumped to 1×10^{-4} Pa and the working pressure was raised to 0.5 Pa by Ar gas flow (99.999%). The sputtering radio frequency power was controlled at 180 W and the deposition time was 1054 s. The as-deposited LNO films were amorphous. To form poly-LNO, the as-deposited LNO film was subjected to RTA in air at 800 °C for 20 min. Finally, 150 nm thick top Pt electrodes with a diameter of 800 μ m were sputtered onto the annealed LNO films through a mechanical mask. This completed the test device structure of PtSi/LNO/Pt (from bottom to top) or the memristor device structure of PtSi/SiO₂/LNO/Pt depending on the annealing



Content from this work may be used under the terms of the Creative Commons Attribution 4.0 license. Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI. © 2024 The Author(s). Published on behalf of condition of the bottom PtSi electrode. The property of the PtSi/LNO/Pt device was measured for comparison.

The morphological, crystalline, and ferroelectric properties of the poly-LNO films were characterized via scanning electron microscopy (SEM, Sigma HD VP SEM, Zeiss, Germany), X-ray diffraction (XRD, Ultima-IV, Rigaku, Japan), and piezoresponse force microscopy (PFM, Cypher-S, Asylum Research, United States). The morphology of the sample was characterized via atomic force microscopy (AFM, Cypher-S, Asylum Research, United States) for comparison with the PFM. The resistive switching behavior of the poly-LNO devices was measured using a Keithley 2611B sourcemeter controlled by a LabVIEW testing program. The devices were subjected to both single voltage sweeps and cycling loops.

The SEM images in Figs. 1(a) and 1(b) show the surface morphologies of the LNO films before and after RTA at 800 °C, respectively. Cross-sectional images are presented as insets. The thicknesses of the sputtered LNO films were measured as 120 nm and the surfaces of the films subjected to RTA at 800 °C exhibited grain-like appearances. The diameter of the grains ranged from 200 to 300 nm. Figure 1(c) shows the XRD patterns of the LNO films on the PtSi electrode layer. Before annealing, LNO films were amorphous. After RTA at 800 °C, diffraction peaks from the LNO (012), (104), (110), and (006) crystal planes occurred at 2θ positions of 23.76°, 32.76°, 34.84°, and 38.9°. The sharp (006) peak at 39.08° indicated a preferred *c*-axis growth orientation of the LNO films. The *c*-axis was the spontaneous polarization direction of the LNO ferroelectric domains.

The ferroelectric properties of the LNO films before and after 800 °C annealing were characterized via vertical PFM. During PFM scanning, the bottom PtSi electrode was grounded. For the unannealed LNO, PFM yielded no signal (not shown). Therefore, the amorphous LNO film did not exhibit any ferroelectric properties. The PFM amplitude and phase diagrams after 800 °C annealing are shown in Figs. 1(e) and 1(f), and the surface grain-like AFM morphology is shown in Fig. 1(d). The PFM domain mapping exhibited a similar contour to the AFM grain distribution. Consequently, the DWs were well situated within the grain boundaries. Thus, the domains also exhibited a size distribution of 200-300 nm. Figure 1(g) depicts a typical phasehysteresis loop of the poly-LNO films. Positive coercive voltage (V_{c+}) and negative coercive voltage (V_{c-}) of 10 V and -10 V were obtained. The value of the coercive voltage was comparable to the 16 V and -16 V V_c previously observed for a 200 nm single-crystal LNO film, 10 indicating that no significant difference in coercive voltages occurred between single-crystal LNO and poly-LNO films. Figure 1(h)



Fig. 1. (a), (b) SEM surface morphology of the as-deposited LNO film on the PtSi layer before and after RTA at 800 °C. The corresponding cross-sectional views are presented as insets. (c) XRD patterns of the above LNO films, in comparison with the standard PDF card of LNO. (d), (e), (f) AFM morphology, PFM amplitude, and PFM phase of the 120 nm poly-LNO film on PtSi. (g) Phase-hysteresis loop of the poly-LNO film. (h) Domain writing on the poly-LNO film.



Fig. 2. (a) Schematic of the PtSi/LNO/Pt test structure for LNO film conductance. The diameter of the top Pt electrode is 800 μ m. (b), (c) *I*–*V* curves of LNO films before and after RTA-800 °C.

depicts the ferroelectric PFM domain-writing operation on the poly-LNO film. Polarization voltages of +30 V and -30 V were separately applied to the upper and lower halves of the square scanning region. After writing, downward polarization in the upper half and upward polarization in the lower half were observed. However, dark stripes in the upper half and bright stripes in the lower half were also observed. These anomalous polarization areas were all located along the film grain boundaries. This phenomenon was rarely observed in experiments on single-crystal LNO. The phenomenon is attributable to the high density of defects at the grain boundaries of the poly-LNO films.^{24,25)}

In the PtSi/LNO/Pt device, The I-V test structure is shown in Fig. 2(a). Figure 2(b) shows that the as-deposited amorphous LNO film exhibited high resistance, which demonstrating the insulating nature of LNO. However, after 800 °C annealing, the poly-LNO film exhibited a significant reduction in resistance, as shown in Fig. 2(c). According to the above ferroelectric domain property study on the poly-LNO film, the reduction of the resistance can be ascribed to DWC. Since the film's thickness was only 120 nm and the ferroelectric domains having an average size of 200-300 nm, the grain boundaries or the DWs easily connected the top and bottom electrodes, providing possible current paths. The measured low-resistance state (LRS) was as low as ~ 100 According to a method developed by Radmir Ω. Gainutdinov,²⁶⁾ a revised formula is provided below.

$$R_{DW} = \frac{L}{\sigma_{DW}wt}$$

where $R_{\rm DW}$ denotes the total DWC resistance; *w* denotes the total width of the DWs; *t* denotes the DW thickness, which is assumed to be ~20 nm;^{8,26)} *L* denotes the length of the DW that can be roughly replaced by the thickness of the poly-LNO film. Taking the grain boundaries as the DWs, according to the measured LRS of ~100 Ω , the DWC was estimated as $1.2 \times 10^{-3} (\Omega \cdot \text{cm})^{-1}$, which is comparable to that estimated for single-crystal LNO films.²⁷⁾ Therefore, the LRS hereafter is referred to "DWC LRS." Within the scanning voltage range of -3 V to 3 V, the DWC LRS remained unchanged owing to the small voltage magnitude, which is considerably smaller than the coercive voltage V_c .

In the above test, DWC led to the LRS of the poly-LNO films. To fabricate devices with resistive switching capability, a high-resistance state (HRS) needs to be introduced. According to the Thomas–Fermi screening theory, it is



Fig. 3. Cross-sectional SEM image of the PtSi/SiO₂/LNO/Pt device.

assumed that an electrode with lower screening ability can generate a surface layer of domain reversal in the domains. Jiang et al. observed that the surface domain reversal layer provided resistive switching properties.^{10,28,29)} To enlarge the screening length of the electrode in our device, a SiO₂ layer is to be intercalated to modify the electrical property of the PtSi/LNO/Pt device.

In the aforementioned bottom electrode fabrication process, we also prepared the PtSi bottom electrode through annealing in air. The annealing of the 150 nm-thick Pt on Si (100) in air at 800 °C for 1 min resulted in the formation of a surface SiO_2 layer with a thickness of 45 nm. The sheet resistance of the total PtSi/SiO₂ films was increased to 0.8 Ω / \Box owing to the oxidation effect. Based on the PtSi/SiO₂ stack films, a device structure of was finally fabricated by the following deposition of the poly-LNO film and the top electrode Pt (Fig. 3). To study the individual electrical properties of the SiO₂ layer produced by annealing in air, a device structure of PtSi/SiO2/Pt was formed by a following Pt electrode deposition. It was found that the SiO₂ layer was leaky in the vertical direction, showing a resistance of several ohms, and no resistive switching behavior was observed. Therefore, the series resistance contributed by the SiO₂ layer can be neglected in the following study on the resistive switching property of the PtSi/SiO₂/LNO/Pt device.

Figure 4(a) depicts the schematic of the prepared PtSi/SiO₂/LNO/Pt device. During the following electrical measurements, a positive voltage sweep was applied to the top Pt electrode, with the bottom PtSi electrode grounded. As the applied voltage was swept from 0.62 V to 1.10 V, the initial DWC LRS with a resistance rapidly switched to an HRS, as shown in Fig. 4(b). As the voltage decreased from 3 V to 0 V, © 2024 The Author(s). Published on behalf of

The Japan Society of Applied Physics by IOP Publishing Ltd



Fig. 4. (a) Schematic of the PtSi/SiO₂/LNO/Pt device. (b) *I*–*V* curves of positive sweeping cycles between 0 V and 3 V. (c) *I*–*V* curves of negative sweeping cycles between 0 V and -5 V. (d) *I*–*V* curve of the first full-range loop of 0 V→4 V→0 V→-6 V→0 V. (e) *I*–*V* curves of the following 90 full-range loops. (f) Extracted HRS and LRS resistances from the 90 loops, estimated at a bias of -0.36 V.

the HRS switched back to LRS. This operation could be repeatedly performed in the following positive voltagesweeping cycles. The above HRS/LRS switching under positive bias showed a volatile property. During the above sweepings, a threshold voltage (V_t) can be defined. V_t refers to the transition voltage range within which LRS and HRS are switched. For the negative voltage sweepings shown in Fig. 4(c), the device was initially in an LRS. As the voltage was swept from -0.52 V to -1.10 V, the device switched from LRS to HRS, corresponding to a negative V_t ($-V_t$). However, as the voltage was swept back from -5 V to 0 V, the device remained in its HRS. Even when the negative bias was repeatedly swept, the HRS of the device was found to be stable. All of the above sweepings had an average scanning speed of 0.5 V s⁻¹.

Figure 4(d) shows the result of the first sweeping loop when a full-range sweeping loop of $0 V \rightarrow 4 V \rightarrow 0 V \rightarrow -6 V \rightarrow 0 V$ with a much faster sweeping speed of $\sim 3.0 \text{ V s}^{-1}$ was applied to the device. The V_t value was approximately 0.56 V to 0.79 V, and $-V_t$ was approximately -0.60 V to -1.68 V. Moreover, as the device entered the HRS during the negative voltage sweep, it did not return to the LRS until the end of the first loop. The resistance of the HRS was $\sim 10^5 \Omega$ in the sweeping bias range from -2 V to 0 V. To switch back from this HRS to an LRS, applying a higher positive voltage sweep proved effective. The following 90 full-range loops are shown in Fig. 4(e), which showed bipolar resistive switching property. The HRS could be repeatedly switched back to the LRS upon the completion of a positive voltage sweep of $0 V \rightarrow 4 V \rightarrow 0 V$. The resistances corresponding to the HRS and LRS of the 90 cycles are depicted in Fig. 4(f). They were recorded at a bias of -0.36 V. The switching on/off ratios ranged from 10 to 10^3 .

According to the Thomas–Fermi screening theory, the SiO_2 layer weakened the electric shielding ability of PtSi. Therefore, a depolarization field and a domain inversion layer

were expected to form at the bottom surface of the LNO domains. The grain domains were then separated into bulk regions (b-region) and interfacial inversion regions (i-region), as depicted in Fig. 5(a). For clarity, only two c-axis polarization domains are shown. The ferroelectric polarity of the b-regions remained stable unless the applied biases exceeded $V_{\rm c}$. The ferroelectric properties of the b-regions significantly contributed to the overall domain properties, as detected via PFM. However, in the i-regions, the naturally formed domain inversion layer easily adjusted its polarity in response to the applied bias. In an equilibrium state with zero bias or under weak bias, the i-regions retained their reversed polarity. The DWs could still make contact with the bottom electrodes, ensuring the DWC LRS of the device. When the bias exceeded $V_{\rm t}$, the i-regions adjusted their polarities to align with the applied electric field.¹⁰⁾ According to a previous study,²⁾ the conductivity of the DW is highly dependent on the relative polarization directions of the adjacent pair domains. An alignment of the pair domains can cause reduced conductivity of the DWs. Therefore, the alignment of the polarity directions in the i-regions under a high bias contributed to the HRS of the device, as depicted in Fig. 5(b). When the positively applied voltage dropped below $V_{\rm t}$, the domain reversal layers reverted to their initial polarity orientations owing to the inherent depolarization field, restoring the DWC, as depicted in Fig. 5(c). This completed the positive-voltage first half of the full-range loop.

When the following negative voltage sweep was applied, a negative V_t ($-V_t$) was expected. However, as the device was transitioned into the HRS by a large negative bias, it did not easily return to the LRS upon the removal of the negative bias. In other words, $-V_t$ was effective only for LRS–HRS switching but ineffective for HRS–LRS switching. This resulted in a non-volatile memory effect. This phenomenon was related to the intercalated SiO₂ layer. Studies on SiO₂ films have shown that © 2024 The Author(s). Published on behalf of

The Japan Society of Applied Physics by IOP Publishing Ltd



Fig. 5. Device workflow diagram, domains (arrows), and DWs (grey dotted lines). (a)–(e) Application of varied voltages induces alterations in DWs, resulting in consequential effects on the device's on/off state.

oxygen vacancies in SiO₂ can easily capture the positivecharged holes and the trapped holes can be neutralized or restored through the application of voltage biases in a metalinsulator-metal structure.^{30,31)} Therefore, in our PtSi/SiO₂/ LNO/Pt device, the positive charges were stored in the SiO₂ layer upon the application of a large negative bias, as depicted in Fig. 5(d). Upon the withdrawal of the negative bias, the remaining trapped positive charges continued to control the polarization direction of the i-region through the electric field, as depicted in Fig. 5(e). Thus, the HRS of the device was reserved. In the next sweeping loop, as a high positive bias was applied to the device, the trapped holes were released from the SiO₂ layer [Fig. 5, from (e) to (b)]. The device regained the ability to switch back to the LRS. So the mechanism of the above nonvolatile resistive switching is based on the tuning of the DWC in the i-region of the poly-LNO domains, which is controlled by the SiO₂ layer and the applied biases.

To verify the function of the intercalated SiO₂ layer on the DWC resistive switching of the device, a sputtering-deposited SiO₂ layer with the same thicknesses of 45 nm was prepared to replace the oxidized SiO₂ layer. The fabricated device had the same structure as PtSi/SiO₂/LNO/Pt and also showed a bipolar resistive switching property, which is similar to the sweeping I-V curves shown in Fig. 4(e).

DWC enabled resistive switching under low voltage sweeping loops from -6 V to 4 V. All the voltages are lower than the coercive voltages of 10 V and -10 V. Therefore, the DWC resistive switching in this study did not alter the polarization orientation of domain bulks in the LNO films. Such alteration would require voltage biases higher than the coercive voltage. Instead, HRS/LRS switching was achieved through control over the surface reversal layers based on low-voltage sweeping. This research has inspiring implications for the application of poly-LNO films in information storage and synaptic devices.

In conclusion, experiments revealed that crystal grains formed in sputtered poly-LNO films on a PtSi electrode were

closely related to polarized domains. Therefore, the grain boundaries can be regarded as DWs. The $PtSi/SiO_2/LNO/Pt$ device exhibited a volatile resistive switching property under a positive voltage sweepings from 0 V to 3 V. And the nonvolatile bipolar resistive switching characteristics were observed under sweeping loops from -6 V to 4 V. Both properties are ascribed to the DWC tuning of the poly-LNO film. The low cost and low power consumption of DWC resistive switching in poly-LNO endow the device with greater application versatility.

Acknowledgments We are grateful to Senior Engineer Yibo Zeng at the Pen-Tung Sah Institute of Micro-Nano Science and Technology for assistance on PFM testing and for the helpful comments.

- P. S. Bednyakov, B. I. Sturman, T. Sluka, A. K. Tagantsev, and P. V. Yudin, NPJ Comput. Mater. 4, 65 (2018).
- S. Wu, J. Zhang, X. Liu, S. Lv, R. Gao, W. Cai, F. Wang, and C. Fu, Nanomaterials 9, 190 (2019).
- 3) T. Rojac et al., Nat. Mater. 16, 322 (2017).
- E. A. Eliseev, A. N. Morozovska, G. S. Svechnikov, V. Gopalan, and V. Y. Shur, Phys. Rev. B. 83, 235313 (2011).
- H. Honmi, Y. Hashizume, T. Nakajima, and S. Okamura, Jpn. J. Appl. Phys. 54, 10NA08 (2015).
- C. Wang, T. Wang, W. Zhang, J. Jiang, L. Chen, and A. Jiang, Nano Res. 15, 3606 (2021).
- 7) P. Chaudhary, H. Lu, A. Lipatov, Z. Ahmadi, J. P. V. McConville, A. Sokolov, J. E. Shield, A. Sinitskii, J. M. Gregg, and A. Gruverman, Nano Lett. 20, 5873 (2020).
- 8) H. Lu et al., Adv. Mater. 31, 1902890 (2019).
- 9) V. Y. Shur, E. L. Rumyantsev, E. V. Nikolaeva, and E. I. Shishkin, Appl. Phys. Lett. 77, 3636 (2000).
- 10) A. Q. Jiang et al., Nat. Mater. 19, 1188 (2020).
- 11) G. Gerra, A. K. Tagantsev, N. Setter, and K. Parlinski, Phys. Rev. Lett. 96, 107603 (2006).
- 12) Q. Yang, J. Cao, Y. Zhou, L. Sun, and X. Lou, Acta Mater. 112, 216 (2016).
- 13) I. B. Misirlioglu, M. B. Okatan, and S. P. Alpay, Integr. Ferroelectr. 126, 142 (2011).
- 14) D. J. Kim, J. Y. Jo, Y. S. Kim, Y. J. Chang, J. S. Lee, J. G. Yoon, T. K. Song, and T. W. Noh, Phys. Rev. Lett. 95, 237602 (2005).
- 15) P. Sun, Y.-Z. Wu, S.-H. Zhu, T.-Y. Cai, and S. Ju, J. Appl. Phys. 113, 174101 (2013).

© 2024 The Author(s). Published on behalf of The Japan Society of Applied Physics by IOP Publishing Ltd

- 16) H. Chaib, T. Otto, and L. M. Eng, Phys. Rev. B 67, 174109 (2003).
- 17) K. Nassau and H. J. Levinstein, Appl. Phys. Lett. 7, 69 (1965).
- 18) S. H. Wemple, M. DiDomenico, and I. Camlibel, Appl. Phys. Lett. 12, 209 (1968).
- 19) C. S. Werner, S. J. Herr, K. Buse, B. Sturman, E. Soergel, C. Razzaghi, and I. Breunig, Sci. Rep. 7, 9862 (2017).
- 20) J. P. V. McConville et al., Adv. Funct. Mater. 30, 2000109 (2020).
- 21) X. Pan et al., Appl. Phys. Lett. 108, 032904 (2016).
- 22) C. Yakopcic, S. Wang, W. Wang, E. Shin, J. Boeckl, G. Subramanyam, and T. M. Taha, Neural Comput. Appl. 30, 3773 (2017).
- 23) X. Pan et al., Appl. Surf. Sci. 484, 751 (2019).
- 24) A. L. Kholkin, I. K. Bdikin, V. V. Shvartsman, and N. A. Pertsev, Nanotechnology 18, 095502 (2007).

- 25) E. I. Shishkin, A. V. Ievlev, E. V. Nikolaeva, M. S. Nebogatikov, and V. Y. Shur, Ferroelectrics 374, 26 (2010).
- 26) R. Gainutdinov and T. Volk, Crystals 10, 1160 (2020).
- 27) A. Crassous, V. Garcia, K. Bouzehouane, S. Fusil, A. H. G. Vlooswijk, G. Rispens, B. Noheda, M. Bibes, and A. Barthélémy, Appl. Phys. Lett. 96, 042901 (2010).
- 28) I. B. Misirlioglu and M. Yildiz, J. Appl. Phys. 116, 024102 (2014).
- 29) I. Luk'yanchuk, A. Sené, and V. M. Vinokur, Phys. Rev. B 98, 024107
- (2018).
 30) C. J. Nicklaw, Z. Y. Lu, D. M. Fleetwood, R. D. Schrimpf, and S. T. Pantelides, IEEE Trans. Nucl. Sci. 49, 2667 (2002).
- 31) J. R. Schwank, P. S. Winokur, P. J. McWhorter, F. W. Sexton, P. V. Dressendorfer, and D. C. Turpin, IEEE Trans. Nucl. Sci. 31, 1434 (1984).