Linearity analysis of single-ended SAR ADC with split capacitive DAC

To cite this article: Dmitry Osipov et al 2016 IOP Conf. Ser.: Mater. Sci. Eng. 151 012014

View the article online for updates and enhancements.
Linearity analysis of single-ended SAR ADC with split capacitive DAC

Dmitry Osipov¹, Evgeny Malankin², Vitaly Shumikhin²
¹ Institute of Electrodynamics and Microelectronics (ITEM), University of Bremen, Otto-Hahn-Allee NW 1, Bremen, 28359, Germany
² ASIC Lab, National Research Nuclear University MEPhI, Kashirskoe highway, 31, Moscow, 115409, Russia
E-mail: osipov@item.uni-bremen.de

Abstract. This paper proposes the design of a 6-bit single-ended SAR ADC with a variable sampling rate at a maximum achievable speed of 50 MS/s. The SAR ADC utilizes the split capacitor array DAC with a non-conventional split-capacitor value. The influence of switches in the capacitive DAC on the ADC’s non-linearity is analysed. According to the fulfilled analysis the recommendations for switches and capacitor array dimensioning are given to provide a minimum differential non-linearity (DNL).

At a sampling rate of 50 MS/s, the SAR ADC achieves an ENOB of 5.4 bit at an input signal frequency of 1 MHz and consumes 1.2 mW at a 1.8 V power supply, resulting in an energy efficiency of 568 fJ/conv.-step. The SAR ADC was simulated with parasitics in a standard 180nm CMOS process.

1. Introduction

The SAR ADC architecture provides a compromise for the rising demand on power and area efficient ADC’s IP-blocks in up-to-date mixed-signal ASICs. The use of a single-ended architecture instead of a differential one can give the possibility to reduce the block area significantly. But the errors usually not important in differential designs have to be considered to provide the linearity of the converter.

The decrease of circuit elements also leads to the increase of the significance of the errors arising from parasitic circuit elements and elements mismatch. In the DACs with a split capacitor matrix the gain error of LSB bits makes the most contribution in the DAC’s non-linearity [1]. In a conventional capacitive DAC the split capacitor equal to $C_s = C_0 2^{N/2} / (2^{N/2} - 1)$, which can introduce a LSB gain error leading to differential non-linearity errors when the DAC switches from the MSB half of the array to the LSB one. Several works utilize the split capacitor with the capacitance equal to the unit capacitor one for ease of layout and good matching [2], [3]. In this paper the doubled split capacitor is used as in [4], [5] to improve more the matching properties, utilizing the capacitor connected to the fixed potential in the LSB half of an array to correct gain.

The main purpose of this work was to analyse the errors arising in single-ended SAR ADC with a split capacitor array DAC and to find out the recommendations for optimal switches and unit capacitors of the DAC.
The errors arising in a capacitive DAC were analysed in several works. For example, [6] proposes the SAR ADC’s transfer function model taking into account the voltage dependence of the unit capacitors capacitance and mismatch. The non-linearity arising from additional switches capacitance is not taken into account. The cancellation technique of parasitic capacitance at the LSB top plate node is provided in [7]. This work shows that the proper unit capacitor sizing can also eliminate this effect.

The optimal array capacitors and bottom-plate switches sizing, provided in this work, gives an opportunity to design the area efficient SAR ADC’s IP-blocks with a desired non-linearity value. The theoretical results are proven by the design and simulation results of a 6-bit SAR ADC in 180nm CMOS with a variable sampling frequency (up to 50 MS/s at a 1.2mW average power consumption at this speed). The dynamic performance simulations (50 MS/s, 1 MHz input) show the 34.5 dBc SNDR value (5.4 ENOB).

2. ADC architecture
The ADC architecture is shown in Fig. 1. The asynchronous clocking was used to eliminate the use of a high frequency external clock (~500 MHz). The internal clock is generated by a comparator after receiving the Start of Conversion (SOC) signal. After the end of conversion cycle the End of conversion (EOC) signal is generated, which also resets the comparator. So the ADC consumes power only during conversion. The digital logic utilises dynamic cells to lower the power consumption.

![Figure 1. SAR ADC architecture](image)

3. Capacitive DAC
Instead of a conventional binary weighted capacitor matrix with a $\frac{2^{N/2}}{2^{N/2}-1}C_0$ split capacitor $C_S$, the $2C_0$ split capacitor was used to lower the errors caused by the non-ideal value of split capacitor. The non-conventional split capacitor value can be compensated by a capacitor connected to the LSB-half of array and to some fixed potential [4]. The value of the compensation capacitor $C_C$ depending on the $C_S$ value can be found as follow. Using the notations $\lfloor a/b \rfloor$ for the largest integer not greater than the quotient of $a/b$ division and $(a/b)_{\text{mod}}$ for the remainder of $a/b$ division, the output voltage at the MSB half of array can be expressed as follows:
\[ V_{\text{out}} = V_{\text{ref}} \left[ m \left( \frac{i}{2^{N/2}} \right)_{\text{mod}} + (m + 2^{N/2} + \chi) \left[ \frac{i}{2^{N/2}} \right] \right] \times \left[ m(2^{N/2} - 1) + (m + 2^{N/2} + \chi)(2^{N/2} - 1) + \chi m + m \right]^{-1}, \]  

where \( i \) is DAC the input code (from SAR logic) and \( \chi = C_C/C_0, m = C_S/C_0 \). Thus, for a given \( m \), \( \chi \) can be found from:

\[ \chi = m(2^{N/2} - 1) - 2^{N/2}. \]  

For the 6 bit case with a 3 bit LSB half-matrix for \( m = 2 \) the equation (2) gives \( \chi = 6 \). This method introduces the overall gain error of a capacitive DAC, rising from the \( \chi m + m \) term in the denominator of equation (1). The overall gain error can be found from equation (1), rewriting (1) for \( i = 2^N - 1 \):

\[ G_{\text{error}} = \frac{V_{\text{FULLSCALE}}}{V_{\text{FULLSCALE}}^{\text{ideal}}} = 1 + \frac{\chi m + m}{m(2^{N/2} - 1) + (m + 2^{N/2} + \chi)(2^{N/2} - 1)} \]  

For the considered case of a 6 bit ADC the equation (3) gives \( G_{\text{error}} = 1.1(1) \).

The connection of array capacitors \( C_C \) and \( C_S \) is also important. In [1] was shown, that only the parasitic capacitors connected to the LSB common node of array have the influence on the code-dependent error of DAC as:

\[ DNL(j) = \frac{C_{pL}}{C_S} \delta \left( \left\lfloor \frac{j + 1}{2^{N/2}-1} \right\rfloor \right), \]  

where \( C_{pL} \) is the parasitic capacitance common to LSB capacitors, \( j \) – DAC code, \( \delta \) – Dirac measure. Thus, the array capacitors and \( C_C \) should be connected with their top plates to a common node, the split capacitor \( C_S \) should be connected with it’s top plate to the LSB-half of array to lower the influence of parasitic capacitance on matrix performance. For example, according the to SPICE simulation file for CMIM of the considered 180 nm CMOS technology, parasitic capacitors are connected only to the bottom plate of capacitor.

### 3.1. Top plate switches

The main effect of the top plate switches arises from their capacitances \( C_{GD} + C_{BD} \). According to (4) only the top plate switch in the LSB part of array has an influence on the ADC’s linearity. The capacitance of a single transistor in the switch can be expressed \( C_{pLS} \) as:

\[ C_{pLS} = C_{GD} + C_{BD}, \]

where \( C_{GD} \) and \( C_{BD} \) can be found from model equations [8]:

\[ C_{BD} = \frac{C_J(AD)}{(1 - \frac{V_{BD}}{V_{TB}})^{M_j}} + \frac{C_{JSW}(PD)}{(1 - \frac{V_{BD}}{V_{TB}})^{M_j}}, V_{BD} \leq 0, \]

where \( AD \) is the drain area, \( PD \) is the drain perimeter, \( C_J, C_{JSW}, PB, FC, MJ \) are the BSIM3v3 model related parameters, which can be found in the designkit simulation models. Some features of the ADC’s DNL dependence can be obtained from (5-6):
Firstly, the top plate switch of the LSB half of the capacitor matrix should have the minimum possible size, allowing the recharge of matrix during the sampling phase.

Secondly, the value $C_{pLS}$ and, respectively, DNL depends on the potential at the top plate of LSB array.

Thus, the parasitic capacitance calculated by the formula (5) can be substituted in (4) to obtain the theoretical expression for the ADC’s DNL arising from the influence of the top-plate switch. In Fig. 2 the theoretical dependence and the schematic-level simulation results are compared. The simulation results were obtained by the simulation of ADC with the schematic-level top-plate switch of a LSB-half and with the ideal one (Verilog-A model).

![Theoretical expression vs Simulation Results](image)

**Figure 2.** The DNL arising from the influence of the top-plate switch. Complementary switch dimensions: $L_p = 240n, W_p = 800n, L_n = 240n, W_n = 800n, C_0 = 37.8fF$

According to (4) the DNL decreases hyperbolically with the increase of unit capacitance. The theoretical curve and the simulation results are plotted in Fig. 3 for the top-plate switch transistors width of 800nm. Thus, starting from some value the further increase of the unit capacitance doesn’t provide any significant decrease of DNL.

![Theoretical vs Simulation](image)

**Figure 3.** The dependence of DNL on unit capacitor value for a fixed top-plate LSB switch dimension ($W_p = W_n = 800n$)

The simulation results for different top-plate switch dimensions (Fig.4) confirm the linear dependence of parasitic switch capacitance on transistor width.

### 3.2. Bottom plate switches

There are two most significant error sources when using MOS transistors as switches. Firstly, charge injection, which can be effectively cancelled by using complementary MOS devices as switching elements. Secondly, clock feedthrough, which can cause code-dependent errors in capacitive DACs. The strict formulation of voltage errors arising in sample-and-hold circuits class from clock feedthrough can be found in [9]. For the clarity the simpler equation from [10]...
Theoretical Simulation 

Figure 4. The dependence of DNL on top-plate LSB switch dimension for a fixed unit capacitor value, \( (C_0 - 6 \times 6 \mu m) \)

will be used to define the voltage error:

\[
V_{error} = V_{dd} \frac{WC_{ov}}{WC_{ov} + C_L},
\]

where \( W \) is the effective switching transistor width, \( V_{dd} \) – switch control voltage level, \( C_{ov} \) – overlap capacitance per unit width, \( C_L \) – load capacitance.

For a non-split capacitor array to not to introduce any DNL error the \( V_{error}^i \) of every \( i \)-th switch should be binary weighed \( \frac{1}{2^i} V_{error}^0 = V_{error}^i \). The appropriate width of \( i \)-th MOS switch can be found from:

\[
\frac{1}{2^i} V_{dd} \frac{W^0C_{ov}}{W^0C_{ov} + C_L} = V_{dd} \frac{\zeta W^0C_{ov}}{\zeta W^0C_{ov} + C_L/2^i},
\]

\[
\zeta = \frac{W^i}{W^0}.
\]

Thus,

\[
\zeta = \frac{C_L}{2^i ((2^i - 1)W^0C_{ov} + 2^iC_L)}.
\]

If \( C_L \gg W^0C_{ov} \):

\[
\zeta = \frac{1}{2^i}.
\]

Thus, if \( C_L \approx W^0C_{ov} \), the optimum \( W^i \) value can be found from (9).

As an example of such calculation the DNL plots for binary-weighed switches and for optimum width ones is given in Fig. 5. For the binary weighed switches the error value is equal for each
bit switch. Thus, the maximum DNL values are reached when the maximum number of MSB array capacitors are recharged. For the case of 6-bit ADC with the capacitor array split into the two equal parts the maximum DNL could be expected at codes 8,16,32 (MSB switches in positions 110, 101, 011). The unit capacitor value used is 6µm × 6µm, 37.8 fF. These plots don’t take into account topology related parasitics extraction & errors introduced by the comparator.

3.3. Capacitive DAC design algorithm
Considering the above dependences the following algorithm can be summarized:

- Define the optimum unit capacitor value from minimum switch dimensions allowable in the technology used (4)& (5).
- Calculate the bottom-plate switches dimensions using (9) or (10).

In this design the unit capacitor size of 6µm × 6µm was used. The common-centroid capacitor array with a dummy capacitors shield occupies 68µm × 60µm.

4. Simulation results
The SAR ADC structure shown in Fig.1 was designed and simulated in the standard 180nm CMOS technology. The non-linearity analysis was proven by transistor level simulations. The overall ADC performance was simulated taking into account the topology parasitics extraction. The ADC’s topology shown in Fig. 6 occupies 0.0255 mm².

![Figure 6. SAR ADC Topology](image)

Fig.7 illustrates the simulated FFT spectrum with a conversion rate of 49.152 MS/s and an input of 1.032 MHz. The SNDR is 34.3 dBC, resulting in 5.4 ENOB. The DNL and INL, as shown in Fig.8, are +0.6/−0.6 and +0.65/−0.64 LSBs, respectively. The average power consumption measured while dynamic simulation is equal to 1.2 mW.

![Figure 7. Simulated single-tone spectrum (Post-layout)](image)
Figure 8. Simulated INL and DNL (Post-layout)

Tab. 1 summarizes the ADC performance and shows the comparison with recently published SAR ADCs with 20-200 MS/s. The achieved performance exceeds the previously published results in 180nm technology and is comparable with the one for more advanced technologies.

<table>
<thead>
<tr>
<th>Resolution (bits)</th>
<th>This Work</th>
<th>[11]</th>
<th>[12]</th>
<th>[13]</th>
<th>[14]</th>
<th>[15]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology (µm)</td>
<td>0.18</td>
<td>0.18</td>
<td>0.18</td>
<td>0.09</td>
<td>0.065</td>
<td>0.065</td>
</tr>
<tr>
<td>Sampling frequency (MS/s)</td>
<td>50</td>
<td>26</td>
<td>220</td>
<td>40</td>
<td>100</td>
<td>50</td>
</tr>
<tr>
<td>Area (mm²)</td>
<td>0.0255</td>
<td>0.53</td>
<td>0.031</td>
<td>0.055</td>
<td>-</td>
<td>0.017</td>
</tr>
<tr>
<td>SNDR (dBc)</td>
<td>34.3</td>
<td>43.11</td>
<td>32.62</td>
<td>48.4</td>
<td>49.5</td>
<td>43.2</td>
</tr>
<tr>
<td>ENOB (bits)</td>
<td>5.4</td>
<td>6.87</td>
<td>5.13</td>
<td>7.75</td>
<td>7.9</td>
<td>6.8</td>
</tr>
<tr>
<td>max DNL (LSB)</td>
<td>0.6</td>
<td>0.168</td>
<td>1.15</td>
<td>0.88</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>FOM (fJ/conv.-step)</td>
<td>568</td>
<td>480</td>
<td>880</td>
<td>20.6</td>
<td>23.3</td>
<td>28</td>
</tr>
</tbody>
</table>

5. Conclusion
A split capacitive array DAC for SAR ADC errors analysis arising from bottom and top plate switches was presented. It makes possible to design area efficient SAR ADC blocks with a desired non-linearity level. The analysis was proved by the design and simulation of 6 bit SAR ADC with variable sampling rate in the 180 nm CMOS technology.

Acknowledgement
This research was supported by the Ministry of Science and Education of the Russian Federation (RF Governmental resolution No 220).

References

7