Model Based Optimization of Integrated Low Voltage DC-DC Converter for Energy Harvesting Applications

To cite this article: H M P C Jayaweera and Ali Muhtarolu 2016 J. Phys.: Conf. Ser. 773 012085

View the article online for updates and enhancements.
Model Based Optimization of Integrated Low Voltage DC-DC Converter for Energy Harvesting Applications

H M P C Jayaweera¹, Ali Muhtaroğlu¹,²

¹Sustainable Environment and Energy Systems
²Dept. of Electrical-Electronics Engineering
Middle East Technical University Northern Cyprus Campus
Kalkanli, Guzelyurt, Mersin 10, Turkey

E-mail: {pradeep.jayaweera, amuhtar}@metu.edu.tr

Abstract. A novel model based methodology is presented to determine optimal device parameters for the fully integrated ultra low voltage DC-DC converter for energy harvesting applications. The proposed model feasibly contributes to determine the maximum efficient number of charge pump stages to fulfill the voltage requirement of the energy harvester application. The proposed DC-DC converter based power consumption model enables the analytical derivation of the charge pump efficiency when utilized simultaneously with the known LC tank oscillator behavior under resonant conditions, and voltage step up characteristics of the cross-coupled charge pump topology. The verification of the model has been done using a circuit simulator. The optimized system through the established model achieves more than 40% maximum efficiency yielding 0.45 V output with single stage, 0.75 V output with two stages, and 0.9 V with three stages for 2.5 kΩ, 3.5 kΩ and 5 kΩ loads respectively using 0.2 V input.

1. Introduction
The continuous urban growth with sustainable development thrust demands low cost, low power electronics with small footprint for wireless sensor networks. Low voltage output (around 0.2 V) from thermoelectric or small photovoltaic energy harvesters utilized in such applications needs to be stepped up to support small loads. Researchers proposed several DC-DC step-up circuit topologies and strategies to improve the conversion efficiency. Body biasing technique proposed by [1] and [2] required an additional power supply and resulted in losses from added wiring. Tanzava [3] modelled the effect of resistance on switching devices in an effort to optimize performance, which guided further developments of such models. The equivalent half circuit model presented by [4] and [5] is limited to the Dickson [6] charge pump topology, and does not extend to more recent designs. An integrated LC tank was proposed as a good alternative to traditional charge-pump clock generators in our previous work [7] for reduced losses. The LC half circuit model proposed by [8] and [9] investigates characteristics of such circuits in VCOs. Recent papers [10, 11] present optimization models for the charge pump design, but without linking these to the VCO efficiency. This paper reports a novel model based methodology to determine the optimal device parameters for the full DC-
DC converter [7] in Figure 1 with varying charge pump stages, depending on the required output voltage range for a given load.

![Figure 1. Single stage cross-coupled DC-DC converter with LC tank based oscillator.](image1)

![Figure 2. Equivalent half circuit model for Single stage DC-DC converter.](image2)

2. DC-DC converter model
The lumped element half circuit for the LC tank based oscillator, shown in Figure 2, consists of the parallel identical inductor (\(L1\)), capacitor (\(C\)) and resistor (\(R_p\)). The parallel capacitance necessary to sustain oscillation in the LC tank is provided by the switching NMOS (\(M1\) and \(M2\) in Figure 1) gate. Charge pump MOSFETs (\(N1\), \(N2\), \(P1\), \(P2\)) in Figure 1 are modeled using series resistors. MOSFET characteristics have been extracted from the simulation using the target 180nm CMOS process under operation conditions as depicted in Figure 3 and 4 for gate capacitance and resistance respectively.

![Figure 3. The variation of the NMOS capacitance with MOSFET width, \(W\) (length, \(L=240 \text{ nm}\)).](image3)

![Figure 4. The variation of the NMOS resistance with MOSFET \(W\) (\(L=240 \text{ nm}\)).](image4)

Equation 1 provides the power output for the single stage DC-DC converter based on the lumped power consumption model. This enables the analytical derivation of the charge pump efficiency when utilized simultaneously with the known LC tank oscillator behavior under resonant conditions, and voltage step-up characteristics of the cross-coupled charge pump topology. The extended equations for two, three, and more stages are not shown here for brevity.

\[
P_{\text{out}} = \left( \frac{2V_{DD} e^{C_1(R_L+R_{P2})+V_D}}{R_L+R_{P2}} \right)^2 e^{-\frac{2t}{C_1(R_L+R_{P2})}} \times R_L,
\]

(1)

where, \(V_D\) is a constant (voltage across the \(C1\) capacitor), \(t\) is the half period of the clock signal. \(V_{DD}\), \(R_{P2}\) and \(R_L\) are input voltage, charge pump NMOS resistance and load resistance respectively. Equation 2 provides an analytical model for the total power in the single stage DC-DC converter, which mainly consists of the switching power consumption in the LC tank, switching power consumption due to the charge pump capacitors, and the power output.

\[
P_{\text{total}} = P_{\text{out}} + V_{\text{rms}}^2 \left( \frac{1}{R_p} + \sqrt{\frac{C}{L1}} \left( 1 + \frac{1}{2\pi} \right) \right) + 2C_1 V_{\text{rms}}^2 \sqrt{\frac{C}{2\pi L1}}.
\]

(2)
Relationship of LC tank capacitance to inductance ($L_1$), series ($R_S$) and parallel ($R_P$) resistances is as shown in Equation 3. Equation 4 and 5 provide fitted models for Figure 3 and Figure 4 respectively.

\[ C = \frac{L_1}{(R_P R_N)} \]  \hspace{1cm} (3)

\[ C = 0.003x + 0.4912 \]  \hspace{1cm} (4)

\[ R_N = 3 \times 10^{-10} x^4 - 9 \times 10^{-7} x^4 + 0.001x^2 - 0.5757x + 148.33 \]  \hspace{1cm} (5)

where, $x$ is the NMOS width in μm and $C$ is the NMOS capacitance in pF. $R_N$ is the NMOS drain-to-source ohmic resistance.

3. Optimization methodology

The area of the on-die inductors is a critical parameter in the optimization process. The first step is to select the maximum possible size of drain inductors ($L_1$), and set the source inductors at least 10% of the drain inductors (the purpose of the source inductors is oscillation with 50% duty cycle [7]). LC tank capacitance for the desired average oscillator load range $R_P$ is calculated using Equation 3, and LC tank NMOS size is then determined from Equation 4. The NMOS and PMOS sizes in the charge pump are balanced, based on technology characteristics, to set $R_{P1} = R_N$. Next, $R_{P1} + R_L = R_L$ ($R_{P1} << R_L$) is substituted into equation $\frac{dP_{out}}{dC} = 1$ to calculate the optimum charge pump capacitance for the maximum output power. Similarly, input-to-output power transfer efficiency equation can be used to determine the optimal capacitance for the maximum efficiency, since the main losses are modelled in the equations in Section 2. The optimized capacitor value can then be substituted into Equation 1 to calculate the corresponding PMOS resistance ($R_{P1}$), which is converted to the device size using the characteristic curves in the chosen technology. Similarly, models with two or more charge-pump stages can be used to determine the optimal parameters for the corresponding stages, and also the minimum number of stages to fulfill the required power/voltage output with maximum efficiency.

4. Results and conclusion

The simulated LC tank power consumption is depicted in Figure 5 along with the model results. The power efficiency curves for one- and three-stage DC-DC converter are depicted in Figure 6, as example, for varying $L_1$ inductor sizes. Figure 7 depicts the output power variation of an optimized converter with the load resistance for different number of stages. The optimized system through the established model achieves more than 40% maximum efficiency yielding 0.45 V output with single stage, 0.75 V output with two stages, and 0.9 V output with three stages for 2.5 kΩ, 3.5 kΩ, and 5 kΩ loads respectively using 0.2 V input. The optimizations presented results in efficiency improvement of more than 50% for the unlimited input power scenario with unregulated output, as compared to the alternatives [7], [12].

Figure 5. LC tank oscillator power consumption vs. $L_1$ inductance.

Figure 6. Converter power efficiency vs. load resistance and $L_1$ size for 1 & 3 stages.
The developed model can be utilized for circuit optimization in a variety of energy harvesting scenarios. Die area is a primary design constraint for fully integrated (low cost) solutions. After determining the application requirements including input power capacity, load voltage and power targets, either efficiency or output power can be optimized using the provided method.

5. References


