This site uses cookies. By continuing to use this site you agree to our use of cookies. To find out more, see our Privacy and Cookies policy.
Paper The following article is Open access

Graphene synthesized on porous silicon for active electrode material of supercapacitors

, and

Published under licence by IOP Publishing Ltd
, , Citation B B Su et al 2016 J. Phys.: Conf. Ser. 773 012057 DOI 10.1088/1742-6596/773/1/012057

1742-6596/773/1/012057

Abstract

We present graphene synthesized by chemical vapour deposition under atmospheric pressure on both porous nanostructures and flat wafers as electrode scaffolds for supercapacitors. A 3nm thin gold layer was deposited on samples of both porous and flat silicon for exploring the catalytic influence during graphene synthesis. Micro-four-point probe resistivity measurements revealed that the resistivity of porous silicon samples was nearly 53 times smaller than of the flat silicon ones when all the samples were covered by a thin gold layer after the graphene growth. From cyclic voltammetry, the average specific capacitance of porous silicon coated with gold was estimated to 267 μF/cm2 while that without catalyst layer was 145μF/cm2. We demonstrated that porous silicon based on nanorods can play an important role in graphene synthesis and enable silicon as promising electrodes for supercapacitors.

Export citation and abstract BibTeX RIS

Content from this work may be used under the terms of the Creative Commons Attribution 3.0 licence. Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI.

Please wait… references are loading.
10.1088/1742-6596/773/1/012057