Abstract
We are considering the use of a two-stage Residue number system (RNS) in data transmission systems with a special set of modules {2l1, 2l2, 2l3,..., 2lp − 1}. We propose the forward converter with such type of RNS and demonstrate its advantage in hardware costs and delay. This article discusses the FPGA simulation of a forward conversion circuit to a two-stage RNS using adders and the standard modulo function and their comparison in terms of delay and hardware costs.
Export citation and abstract BibTeX RIS
Content from this work may be used under the terms of the Creative Commons Attribution 3.0 licence. Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI.