


A low-temperature parylene-to-silicon dioxide bonding technique for high-pressure microfluidics

To cite this article: A T Ciftlik and M A M Gijs 2011 *J. Micromech. Microeng.* **21** 035011

View the [article online](#) for updates and enhancements.

You may also like

- [The Design and Mechanical Study of the Pipe Joint Structure in a High-pressure Hydraulic System](#)
Shengxu Dong, Qiang Liu and Jing Li
- [Fabrication of silicon-on-diamond substrate with an ultrathin SiO₂ bonding layer](#)
Masahiro Nagata, Ryouya Shirahama, Sethavut Duangchan et al.
- [Skin friction balance](#)
J W Headley



ECS
The
Electrochemical
Society
Advancing solid state &
electrochemical science & technology

DISCOVER
how sustainability
intersects with
electrochemistry & solid
state science research

A low-temperature parylene-to-silicon dioxide bonding technique for high-pressure microfluidics

A T Ciftlik¹ and M A M Gijs

Laboratory of Microsystems, École Polytechnique Fédérale de Lausanne, CH-1015 Lausanne, Switzerland

E-mail: atatuna.ciftlik@epfl.ch

Received 14 September 2010, in final form 13 January 2011

Published 8 February 2011

Online at stacks.iop.org/JMM/21/035011

Abstract

We introduce a new low-temperature (280 °C) parylene-to-SiO₂ bonding process with high device yield (>90%) for the fabrication and integration of high-pressure-rated microfluidic chips. Pull tests demonstrate a parylene-to-SiO₂ bonding strength of 10 ± 3 MPa. We apply this technique for bonding Pyrex and silicon wafers having multiple metal layers to fabricate standard packaged microfluidic devices. By performing electrochemical impedance spectroscopy of electrolyte solutions in such devices, we demonstrate that electrodes remain functional after the etching, bonding and dicing steps. We also develop a high-pressure microfluidic and electrical integration technology, eliminating special fluidic interconnections and wire-bonding steps. The burst pressure of the integrated system is statistically shown to be 7.6 ± 1.3 MPa, with a maximum achieved burst pressure of 11.1 MPa, opening perspectives for high-pressure applications of these types of microfluidic devices.

(Some figures in this article are in colour only in the electronic version)

1. Introduction

The improvement of detection sensitivity and analysis time has been a key motivation for the development of analytical microsystems. Many studies have presented biomedical and chemical applications based on microsystem technology, like electrical and optical cytometers [1], HPLC devices [2–4], and other chromatography instruments [5–11]. Moreover, the size reduction results in reduced processing volumes (1 pL to 1 nL), possibly compromising an assay's detection limit and throughput, especially for low flow rates (50 nL s^{-1}) [1]. The latter are limited by the maximum allowed pressure for reliable operation and integrity of the microfluidic device. When the increasing fluidic resistance due to size reduction and the demand of higher flow rates for maximizing throughput are considered together, the need for high-pressure microfluidic systems is evident.

A number of fabrication methods for high-pressure microfluidic applications have already been introduced in

the literature [12]. One is the injection moulding of cycloolefin copolymer (COC) devices and the cyclohexane-based bonding into devices that can withstand up to 34.6 MPa [13]. However, integration of micro-machined metals with low feature size has not been demonstrated until now. In addition, the channel dimension non-uniformity is large (up to $\pm 3 \mu\text{m}$) for low feature-size channels and tooling costs are high. Glass–glass fusion-bonded devices withstanding up to 34.0 MPa have also been demonstrated [14]. One can use conventional fusion or anodic bonding techniques for high-burst pressure microchannels, but electrode integration is challenging, as the bonding interfaces are composed of refractory materials and the induced topography changes do not tolerate proper bonding [15]. Alternatively, bonding glass or silicon wafers with polymer glue is possible, even in the presence of topography, as the polymer layer is elastic and/or can be easily heated above its glass transition temperature. Polymers may be permeable to gases like CO₂ and H₂, which is a drawback for hermetic packaging but useful for many biomedical applications [16]. Unfortunately, maximum reported working pressures with such polymer glue-bonded

¹ Author to whom any correspondence should be addressed.

Table 1. Comparison of burst pressures reported in the literature for different bonding techniques.

Reference	Maximum burst pressure (MPa)	Mean (\pm st. dev) of burst pressure (MPa)	Material and bonding method	Bonding temperature ($^{\circ}$ C)
Mair <i>et al</i> 2007 [13]	34.6	18 (\pm 5)	Cyclohexane solvent-mediated bonding of two COC injection moulded parts	Room temperature
Hasselbrink <i>et al</i> 2002 [14]	34.0	20.7	Glass/glass bonding	Not reported
Metz <i>et al</i> 2004 [23]	2.0	Not reported	Polyimide/polyimide bonding by lamination	300
Yussuf <i>et al</i> 2007 [40]	N/A	1.2	PMMA/PMMA and PC/PC bonding by microwave heating of a poly-aniline interface layer	120
Mark <i>et al</i> 2008 [41]	0.69	Not reported	PDMS/PDMS bonding	Room temperature
Paul <i>et al</i> 2007 [42]	0.35	Not reported	COC/COC bonding by lamination	130

microfluidic devices are only around 2 MPa [17]. In fact, microfluidic devices with polyimide–polyimide lamination holding up to 20 MPa of pressure were also presented, but this result relied on an external macro-clamping setup. Virtually, with such external clamping, the pressures reported with most techniques could be improved, but at the cost of complex packaging. Table 1 summarizes the maximum burst pressures reported in the literature for microfluidic channels, which were defined by microfabrication techniques in a first substrate that is subsequently bonded to a second substrate. As shown, bonded glass or silicon wafers using polymer glue typically exhibit burst pressures lower than 2 MPa. If we could increase bonding strengths of polymer glues to a level of 10 MPa using a low-complexity and low-temperature bonding alternative, this would allow more affordable microfluidic applications with higher throughput, metallization and possible integration with CMOS.

An important question is the selection of the optimum polymer material to be used as glue and at the same time as channel structure. The required properties are (i) a uniform polymer film thickness for keeping the bonding yield high, (ii) choice of a low-stress polymer to enable a low feature size and to avoid cracks, and (iii) having a large bonding window, defined as the temperature range between the glass transition and melting points of the polymer [18]. In this interval, bonding is possible without melting and hence the structural features are maintained. In addition, bonding of a silicon to a glass wafer without stress can be achieved by performing bonding in a temperature window of 60 $^{\circ}$ C around the stress-free temperature of 270 $^{\circ}$ C [19]. Therefore, the polymer bonding window should also include this ‘stress-free’ temperature. Popular polymer bonding materials in the literature are benzo-cyclo-butene (BCB) [20–22], photo-definable polyimides and non-photo-definable polyimides [17, 23, 24], and parylenes [8, 18, 25, 26]. BCB can provide low-temperature (90 $^{\circ}$ C) bonding, but it melts during bonding, which makes small etched features in the polymer disappear. Polyimides, in contrast, can preserve their features, since bonding occurs by a glass-transition mechanism. Yet




Figure 1. Compatibility of the parylene bonding temperature window with the minimum stress window for the bonding of Pyrex–silicon wafers. The temperature data are taken from [18, 19].

polyimides need spin coating and baking steps, resulting in possible film non-uniformity and void generation by curing processes due to outgassing [18].

As an alternative, the polymer parylene-C has shown the ability to perform polymer bonding based on the glass-transition mechanism [8, 18, 25, 26]. An advantage of using parylene-C is that it is vapour depositable to uniform thicknesses at room temperature, it has low stress, and it requires no thermal annealing and baking cycles [8, 18, 25–28]. Although it has a weak adherence to common solid surfaces, silanization-based surface pre-treatment can improve adhesion between polymers and polar surfaces [28]. Figure 1 shows the temperature window for the bonding operation with parylene-C [18, 19], showing that the former is nicely located around the stress-free temperature, while bonding can be performed at low temperature (<300 $^{\circ}$ C), compatible with CMOS processing. Existing low-temperature bonding methods based on thermo-compression of parylene-C resulted in bonding strengths lower than 3.8 MPa [18]. In this work, physical bonding occurred at the parylene/parylene

interface, after coating two wafers with parylene-C and bonding them by thermo-compression at 230 °C. An alternative parylene-C bonding technique based on microwave heating was also proposed [29], which also uses a parylene-C layer on each substrate, but it is a non-standard technique and metallization issues have not been addressed.

We propose a low-temperature (<300 °C), polymer/polymer interface-free parylene-C bonding that can allow fabrication of 10 MPa rated microfluidic devices. Moreover, the technique is compatible with dense and multiple metallization patterns interfacing with the microfluidic channels, which still remains a challenge when combined with high-pressure requirements. Such bonding technology can significantly improve the traditionally low throughput of fluids in microfabricated devices by allowing very high volumetric flow rates. We also focus on fast and reliable high-pressure system integration, since combining the electrical and fluidic circuits may be essential [30, 31]. Indeed, if reliable high-pressure integration can be easily combined with electrical contacting and device replacement can be facilitated, time-to-output of analytical microfluidic devices will be reduced significantly.

2. Fabrication and experimental procedure

2.1. Wafer selection

While glass–glass wafer bonding results in devices with good optical transparency, using silicon wafers is still very advantageous when highly developed silicon micromachining tools for conventional MEMS structures like deep reactive ion etching (DRIE) are considered. Therefore, we have chosen to bond a silicon to a glass wafer. Note that the whole process that is going to be explained can be performed starting from two silicon or two glass wafers, except that, for the glass–glass case, DRIE hole openings should be made by another technique like powder blasting [32, 33].

2.2. Standard methods

Before moving on with the microfabrication process, commonly used steps during microfabrication like resist stripping, deionized (DI)-water washing and lithography are explained here in detail to avoid repetition.

2.2.1. Washing. The wafers are first washed with DI-water in a quick dump rinse (QDR) bath during resistivity monitoring. The step is repeated if the resistance of water is lower than 10 MΩ. Next washing is performed in an ultra-clean (UC) bath until 14 MΩ is reached. Wafers are dried with a spin-drier system rotating at 5 krpm under N₂ environment.

2.2.2. Resist stripping. Resists are stripped by first dipping the wafer into a hot resist remover (Shipley Microposit Remover 1165, from Shipley Company, USA) at 70 °C for 12 min, and then washed. Finally, O₂ plasma (PVA Tepla 300 Microwave Plasma System) at 500 W under 400 sccm O₂ flow for 10 min is applied to remove any resist residues.

2.2.3. Standard lithography. First, wafers are spin coated using AZ 1512 HS resist (from Clariant GmbH, Germany) with a thickness of 1.1 μm at 6 krpm for 30 s. Then soft bake is done for 90 s with a hotplate at 112 °C. After alignment, the wafer is exposed at a constant lamp power of 340 W for 1.4 s. Note that the exposure duration is adjusted ±0.1 s, depending on the reflection coefficient of the film underneath the resist. The latter is developed by applying developer (Shipley microposit developer 351, from Shipley Company, USA) using a 5 s spray and a 20 s dispense protocol, followed by hard baking for 90 s on a hotplate at 112 °C. Wafers are then washed.

2.3. Microfabrication process

2.3.1. Initial steps. The fabrication flow is illustrated in figure 2. It was started with one 4 inch silicon wafer with a 1.5 μm oxide layer made by wet oxidation and one Pyrex wafer. The oxide layer on the silicon wafer prevents the direct electrical contact of the silicon to the electrodes that will be deposited. A 200 nm silicon dioxide (SiO₂) layer was also sputtered (Pfeiffer SPIDER 600) onto the Pyrex wafer, so that the dielectric and surface properties of the two substrates match. The Pyrex wafer was piranha cleaned by dipping it into the piranha solution (96% H₂SO₄, 2% H₂O₂) at 100 °C for 12 min, and then washed. Next, 200 nm Cr was e-beam evaporated (Leybold-Optics LAB 600H) onto the backside of the Pyrex wafer to provide a conductive layer for later electrostatic clamping and handling of the wafer.

2.3.2. Metallization steps. From the literature we know that platinum is inert in contact with most electrolyte solutions [34], i.e. the dissolution time in the liquid is very long, which is the reason we adopted it as an electrical contact material to the fluid. First, 10 nm Ti, 100 nm Pt and 10 nm Ti were evaporated onto both wafers. The last Ti layer is essential for adhesion of the subsequent isolating SiO₂ layer. Next, standard lithography was applied to both wafers and Ti/Pt/Ti was structured using Cl₂/Ar chemistry in a reactive ion etching (RIE) system (STS Multiplex Inductively Coupled Plasma (STS-MICP)). After this, resist was stripped and wafers were washed (see figure 2(a)). The following steps involve coating and patterning of an inter-metal insulation layer for forming contact holes between two metal layers, as illustrated in figure 2(b). 0.5 μm SiO₂ was RF-sputtered on both wafers (Pfeiffer SPIDER 600) and etched by RIE using CF₄ chemistry (STS-MICP) after standard lithography. After etching the holes in the insulating layer, the resist was stripped. Note that the layer thickness can be varied according to dielectric isolation requirements between the two metals. For the second metal layer, aluminium is favourable, since it has a high conductivity and an established process flow is available. Hence, 0.5 μm Al on top of the 0.1 μm Ti adhesion layer was deposited by dc sputtering (Pfeiffer SPIDER 600) on both wafers. The conformal nature of sputtering is good enough to form proper and reproducible contacts between the Pt and Al layers through the openings in the oxide insulating layer (metal vias). Defining of this second metal layer was performed




Figure 2. Processing of the Pyrex and silicon wafers, followed by low-temperature parylene-to-silicon dioxide bonding. (a) Evaporation of 10 nm Ti, 100 nm Pt and 10 nm Ti on both wafers as a first metal layer and patterning through lithography and RIE etching. (b) Sputtering of 0.5 μm SiO_2 as an insulating layer between multiple metal layers and patterning. (c) Sputtering of 100 nm Ti and then 0.5 μm Al as the second metal layer and shaping by RIE etching. (d) Opening of ‘fluidic contacts’ by dry etching the oxide over platinum to electrically contact the fluids. (e) Deposition and patterning of 10 μm (up to 20 μm) parylene using 200 nm of a sputtered amorphous silicon hard mask for the Pyrex wafer. Opening of fluidic inlets in the silicon wafer with DRIE. (f) Parylene-to- SiO_2 bonding. (g) Half-dicing to open electrical contact pads and conductive silver-epoxy filling for realizing electrical contact between upper and lower metallizations.

by standard lithography and the layers were structured using Cl_2 chemistry with RIE (STS-MICP), which was followed by cleaning the wafers, as illustrated in figure 2(c). In a subsequent step, standard lithography and etching (identical as in previous SiO_2 etch) were used for defining the so-called fluidic contacts, i.e. access holes in the isolation layer that later will permit electrical contact between the Pt and fluid (see figure 2(d)). After etching of SiO_2 , the resist was stripped and the 10 nm Ti layer on Pt was removed by a Ti wet etchant. Figure 3(a) shows the SEM pictures of metal and contact

structures at this stage of fabrication, with indication in the corresponding scheme in the fabrication flow.

2.3.3. Channel forming steps. The next processing steps involve parylene-C coating, hard masking and patterning on the glass wafer only (figure 2(e)). As indicated before, the native adhesion of the parylene-C films to a polar substrate is quite poor and should be improved. A conventional way is to use silanization before deposition [28]. In this method, a silicon-based self-assembled silane monolayer is formed by




Figure 3. (a) SEM pictures of metal electrodes and contact openings after completion of metallization, corresponding to situation (d) of the fabrication flow of figure 2. (b) SEM pictures before bonding, corresponding to situation (e) of the fabrication flow of figure 2. After parylene etching, the wall profile is vertical, while no back-sputtering of the hard mask is observed.

dipping the glass substrate into a solution composed of 1% A-174 silane (Comelec SA, Switzerland), 5% water and the rest being isopropanol. This method has proven to provide strong adhesion between parylene-C and the substrate. Another adhesion promotion method is called recrystallization [35], which is a type of baking at around 300 °C after parylene-C deposition and involves multiple coating steps for obtaining thick layers. We have selected silanization due to the fact that single layer coating is enough and it avoids the temperature cycling, which is known to induce stress in parylene-C [36, 37]. After dipping the glass wafer into an A-174 silane solution, it was washed with pure isopropanol and baked in an oven kept under N₂ flow at 100 °C for 10 min.

Parylene-C deposition was done after silanization and dehydration using the Comelec Parylene Deposition system with 35.5 g of parylene-C dimer, which results in a thickness of the film of around 10 µm. Before deposition, the backside of the wafer was coated with dicing tape to prevent coating. After deposition, this tape was lifted by hand.

For selection of the hard mask for definition of the fluidic microchannels in the parylene-C layer, we preferred a 200 nm amorphous silicon film, whereas aluminium and silicon dioxide are the common choices in the literature [38]. Aluminium was not preferred here, since during removal of the hard mask, metal layers underneath may also be attacked. In addition, the literature suggests that Al redeposits itself back onto wafers during RIE processing [28]. For the silicon-dioxide case, in contrast, the compressive residual stress of an oxide film is observed to detach the parylene-C layer from the substrate after etching. Also, during the hard mask stripping, the oxide layer underneath may also be attacked. In addition, local heating during etching is more severe (which compromises transparency of the parylene-C layer) when an insulating material like SiO₂ is used. Consequently, a 200 nm amorphous silicon mask, patterned using RIE with SF₆, was used to etch parylene-C in RIE using O₂ gas. We observed that parylene-C had an etch rate of 1.25 to 1.5 µm min⁻¹, depending on the exposed area. Some of the etched channels

are shown in figure 3(b), indicating a vertical wall profile and the absence of back-sputtered amorphous Si. The thickness of the parylene-C layer was also measured after channel definition. The thickness variation of a 10 µm thick parylene-C layer over the wafer surface was found to be ±100 nm. Due to the fact that the resist layer is automatically cleaned during parylene-C RIE etch, the resist stripping process mentioned in section 2.2.2 was not needed after parylene-C deposition, thereby avoiding any reaction with the parylene-C layer.

The next processing step involves a straightforward DRIE etching for creating through-hole fluidic inlets in the silicon wafer only. This was realized using a 10 µm AZ9260 photoresist and 40 min of DRIE (Alcatel 601E) for a 525 ± 5 µm thick single-side polished wafer, after which the resist was stripped (figure 2(e)). We found that the effective etching rate was highly etch area dependent, the etching time increases with higher number of holes.

2.3.4. Bonding. The bonding process starts with washing both wafers to get rid of any obstacles (particles and dust) that may locally avoid bonding. Then, both wafers were O₂ plasma-treated (Tepla 300) for 15 s at 200 W under 400 sccm O₂ flow for surface activation of the parylene-C layer. Low power was chosen to prevent over-heating and extensive etching of the parylene-C layer. This plasma application corresponds to a maximum thickness reduction of 100 nm of the parylene-C layer, a number which is close to the statistical variation in parylene-C deposition. Next, wafers were aligned (Süss Microtec MA6 & BA6, Mask & Wafer Aligner, approximately ±0.5 µm accuracy) and bonded with Süss SB6 Substrate Bonder. It is critical to start bonding within 1 h after O₂ plasma surface activation, or the activation step has to be repeated. The bonding was performed at 280 °C for 40 min with a force of 800 N for 4 inch wafers. The detailed temperature-bonding pressure graph of the realized bonding process is given in figure 4 and typically bonded wafers comprising 44 microfluidic devices have 90–95% of yield.




Figure 4. Bonding temperature and pressure conditions for the low-temperature parylene-SiO₂ bonding process.




Figure 5. Photographs of finalized devices in micro-SD card standard and eight-lead SMD device footprint standard.

3. Device preparation and system integration

The devices were diced (Disco-Dad 321) with a resinoid blade (25 krpm, 1 mm s⁻¹ dicing). At the same time, metal contact pads were opened by half-dicing the bonding stack, by only cutting the Pyrex part at the contact pad areas. In order to realize a contact between the top metals on the Pyrex part and electrode pads on the silicon part, a conductive epoxy was filled by capillary forces into predefined cavities, as illustrated in figure 2(g). A photograph of finalized devices in the micro-SD card standard and the eight-lead SMD device footprint is shown in figure 5.

For integration purposes, a PMMA adapter, connecting the microfluidic device with commercial HPLC fittings, was made using classical machining tools. Devices are mounted by simply squeezing them between a printed circuit board (PCB)




Figure 6. Illustration of device integration, indicating parts of electrical and microfluidic circuits together with the PMMA adapter, which is compatible with commercial microfluidic fittings and tubing.

and the PMMA adapter by mechanical screws. Fluidic inlets were interfaced with the PMMA adapter via sealing o-rings, while electrical connections are simultaneously realized with the PCB. A photograph of an integrated system is shown in figure 6.

All fluidic connections were made by screwing standard UNF $\frac{1}{4}$ –28" connectors and using 1/16" PEEK[®] tubing (Upchurch Scientific) having 160 μ m inner-diameter. PEEK tubing is hard enough to prevent swelling in the required pressure range (rated up to 48.3 MPa by manufacturer). 20.7 MPa rated fluidic fittings were used to connect the PMMA adapter and the PEEK tubing. We used a high-pressure metal syringe controlled by a NeMESYS[®] automated pump structure. The high-pressure metal syringe with 2.5 mL volume (Harvard Apparatus, USA), which can generate up to 25.0 MPa pressure, was used to induce the main flow. The overall pressure of the system was monitored with a sensor integrated with the NeMESYS[®] syringe pump (Cetoni GmbH, Germany) structure. Such an integration scheme has the advantage that utilization of special microfluidic interconnections is prevented, which avoids post-fabrication processes as well as wire bonding. In addition, the devices can be replaced without disconnecting any of the (high dead volume) connections in less than a minute.




Figure 7. SEM image of a cross-section of the bonding stack and the parylene-SiO₂ bonding interface.

4. Results and discussion

4.1. Cross-sectional observation and thickness measurements

In order to observe the bonding interface, cross-sections of the bonding stack were realized by dicing the wafers as described above, followed by polishing and thermal evaporation of a 20 nm thick carbon layer for SEM observation. Figure 7 shows a SEM image, showing the parylene-C/SiO₂ bonding interface together with top and down oxide layers. We can observe that the parylene-C/SiO₂ bonding interface is not different from the SiO₂ interface onto which parylene-C was vapour deposited (interface at the opposite site). Note that the bright spots on the parylene-C are Al particle residues from the polishing paper.

Figure 8 shows a comparative histogram of parylene-C thickness measurements before and after the bonding, obtained from cross-section observations. These values are obtained using three different samples and for different cross-sections located at 26 different points along a distance of 1 cm. The full lines in figure 8 indicate Gaussian curve best fits, with a mean of 9.10 μm and a standard deviation of 0.16 μm after the bonding. When compared to thickness measurements of as-deposited parylene-C layers for wafers of the same batch (mean of 9.77 μm and standard deviation of 0.07 μm) we can conclude that there is a 7% thickness decrease during the bonding process.

4.2. Bonding strength measurements

To perform the pull tests, the wafers were bonded, as described before, but without any feature etched in the parylene-C layer; instead, the bonded wafers were diced in square pieces with dimensions of 10 mm by 10 mm (see figure 9(a)). In fact, due to the 0.25 mm blade thickness of the dicing machine (Disco Dad 321), the area of a die was approximately 95 mm² instead of 100 mm². Then, aluminium pulling bars (10 mm × 10 mm × 30 mm) were used to fix the dies to the pull-test equipment (see figure 9(b)). For this, a two-part Araldite 2010 Epoxy was mixed 1:1 (1.5 g each) for 1 min at room temperature. Then, the mixed epoxy was applied to the metal bars and die surfaces, and the parts were aligned. Hereafter,




Figure 8. Histogram of parylene-C thickness measurements before and after the bonding, obtained from cross-section observations. Before bonding, measurements indicate a thickness of $9.77 \pm 0.07 \mu\text{m}$, while after bonding a thickness of $9.10 \pm 0.16 \mu\text{m}$ is observed, corresponding to a 7% thickness reduction on average.




Figure 9. Samples prepared for pull-testing. (a) 95 mm² size parylene-SiO₂ bonded sample without etched features. (b) Assembly of sample with aluminium pulling bar. (c) Optical microscope image of the fractured interface after pull-testing. In general, fracture occurs in the form of cracks in the parylene layer.

the epoxy was cured for 3 h at 70 °C in an oven, a temperature low enough not to affect parylene-C properties.

The tests were performed in a Zwick 100 kN electromechanical computer-controlled universal testing apparatus (Zwick GmbH, Germany) with 0.1 mm min⁻¹ pull rate and the force was recorded via a computer-controlled interface. After mounting the sample, the force and torque were automatically adjusted to ensure that the pull force was perpendicular to the die surface. With constant pull rate, the fracture point was calculated by the data point where the observed force suddenly decreases. Then, this force is divided by the die area (95 mm², as previously calculated) to find the bonding strength. Figure 10 shows the histogram of the




Figure 10. Results of the pull-test measurements. Histogram of the measured bonding strength and fit to a Gaussian curve, indicating a mean bonding strength of 10 MPa with a standard deviation of 3 MPa.

pull-test measurements, indicating that such bonding of parylene-C to SiO_2 demonstrates a mean strength of 10 MPa with a standard deviation of 3 MPa. The statistical variability of the measured bonding strength is possibly due to a non-uniform pressure distribution at the interface during bonding. Indeed, the non-uniformity of the parylene-C thickness (measured to be ± 100 nm) results in deviations of the locally applied pressure at the interface and, hence, certain areas will have more intimate bonding than others. In addition, while not always preventing bonding, nanometer size particles and dust may have an effect on the bonding strength.

Figure 9(c) shows a light microscope image of a fractured interface, where the parylene-C is seen to be detached under formation of cracks. The fracture patterns were observed equally on the bonding interface and the vapour deposition interface, implying that both interfaces are equally strong after the bonding process. This suggests that the oxygen plasma treatment of the parylene-C layer before bonding generates carbon radicals and C–O linkages on the parylene-C surface [39], which convert to strong bonds during the 280 °C heating step, similar to siloxane bond formation in a silanization process.

The novelty of our process is that bonding between Pyrex and silicon wafer with electrodes was achieved by coating only one substrate by parylene-C. In our process, bonding occurs between a parylene-C layer that is vapour deposited onto the Pyrex wafer and a SiO_2 layer deposited on the silicon substrate, as shown in figure 2(f). In contrast, the literature suggests that, to perform parylene-C bonding, both of the substrate surfaces should be coated with parylene-C [8, 18, 26] and bonding occurs physically at the parylene/parylene interface by polymer chain entanglement. Previously, it has also been reported from pull-tests that the bonding failure occurs at the parylene/parylene interface [18], at 3.8 MPa. Instead, our work demonstrated a significant increase to 10 MPa in the bonding strength, when compared with state-of-the-art




Figure 11. Schematic of (a) the burst pressure measurement setup, where the Pyrex part of the device is neither clamped nor assembled by any force other than that due to the parylene– SiO_2 bonding process. (b) Schematic indication of possible burst pressure failure events, which can occur either in the parylene layer, or in the Pyrex or silicon parts.

parylene-bonded structures, which probably can be explained by the absence of a polymer/polymer interface in the bonding stack and the strong siloxane-like linkages of the oxygen plasma activated parylene-C to the SiO_2 surfaces. Here, the bonding strength is higher, which implies higher burst pressures in microfluidic channels, as tested by experiment in the next section.

In addition to the improvement of bonding strength and burst pressure, performing bonding with a single parylene-C layer has a number of advantages. First of all, since one of the wafers does not need to be coated and processed other than in a short oxygen plasma, the low-stress packaging of suspended MEMS structures with electrodes can be easily realized at low temperature. Such a packaging can be a low-temperature alternative that allows the realization of metal interconnects through the bonding interface, in contrast to anodic bonding where high temperature and voltage are required to directly bond glass to silicon. The technique can also be exploited in 3D device integration and integration of microchannel cooling systems for electronics. In addition, the advantage of easier processing is evident when structural features are to be realized in parylene-C. Moreover, when creating microfluidic channels with the existing bonding method based on a double parylene-C layer, channel geometry distortions can occur




Figure 12. Results of the burst pressure measurements. Histogram of the measured burst pressures and fit to a Gaussian curve, indicating a mean bonding strength of 7.6 MPa with a standard deviation of 1.7 MPa.

due to bonding alignment mismatches ($\pm 1 \mu\text{m}$) in small featured channels ($10 \mu\text{m}$), which may be important for some applications, where the channel geometry is critical.

4.3. Burst pressure measurements

For burst pressure experiments on microfluidic devices comprising channels and electrodes, the devices were squeezed with a thick aluminium frame as shown in figure 11(a). The Pyrex part of the bonding stack did not have any support from an external clamping structure, so the integrity of the device solely relies on the bonding properties of the parylene-C layer. The high-pressure syringe was filled with DI-water, which was degassed by leaving it under vacuum at least 12 h prior to the experiments. After filling the microchannels with fluid, a clogging part was installed at the microfluidic system exit in the PMMA adapter. The high-pressure syringe was configured to increase the pressure at a

rate of 0.01 MPa s^{-1} , as observed by a digital sensor at the entrance of the PMMA adapter inlet. During experimentation, the devices were observed for failures with a Zeiss Imager non-inverted A1m microscope (Zeiss AG, Switzerland) through a CCD camera (Hamamatsu ORCA-ER, Hamamatsu Photonics, Japan). Pressure and video data were simultaneously recorded with a computer. The moment just before the occurrence of a sharp pressure decrease defined the burst pressure. Figure 12 shows the histogram of the measured burst pressures for 36 devices. The results indicate that the burst pressure of the realized process has a mean value of 7.6 MPa with a standard deviation of 1.7 MPa. The statistical variations in the burst pressure can be explained by the variability of the bonding strength over the wafer. In addition, the minimum measured burst pressure was 5.0 MPa, while the maximum was as high as 11.1 MPa. When compared with the reported maximum pressure of 2.0 MPa [17] found for microchannels realized by polyimide/polyimide lamination, our results indicate that there is a 150% increase for the minimum and 270% increase for the average burst pressure.

For devices with a measured burst pressure below 8 MPa, we observed that the parylene-C has failed due to cracks propagating from the edge of the device where large inlet openings are placed, as shown in the video sequence images of figures 13(a₁)–(a₆). This can be explained by the fact that the pressure-induced force on interfaces between parylene-C and SiO₂ is maximum at places where the large area inlet openings are located. We also observed that crack patterns propagate from the right to the left in figure 13(a), which can be understood by the increased displacement of the Pyrex lid at the edge, as illustrated in figure 11(b). In contrast, in devices where the bonding strength is high enough to withstand the force generated by the high-pressure inlet, device failure occurs by development of a crack in the silicon or Pyrex. A photograph of a device which failed following the latter process is shown in figure 13(b). In several experiments, we have successfully used the devices around pressures corresponding to 80–90% of the burst pressure for more than 1 h.




Figure 13. Optical microscope images extracted from a video sequence of a burst pressure failure experiment. (a) Snapshots of propagating cracks (indicated by arrows) due to parylene failure around the inlet area for a typical device with a burst pressure of 8 MPa. (b) Silicon failure occurs in the case of a high parylene–SiO₂ bonding strength ($>9 \text{ MPa}$).




Figure 14. Histogram of measured dc resistance values for multiple pad-to-pad contact test structures after bonding and fit to a Gaussian curve.

4.4. Electrical characterization and measurements

In order to verify that the electrodes and contact structures are fully functional after the bonding process, dc resistance measurements were made using an Agilent 34410A multimeter on a special pad-to-pad electrode test structure, which included some long electrode connections and a number of metal-to-metal contacts. Figure 14 shows the histogram of the measured dc resistances for multiple test structures. It can be seen that the measured resistances are very reproducible with 2 Ω of standard deviation. AC electrochemical impedance spectroscopy (EIS) analysis was also made to confirm that fluidic contacts were properly working when in contact with a phosphate buffered saline (PBS) solution. The analysis was realized using an Agilent 4294A impedance analyser under 5 mV excitation. At first, the 10X concentrated PBS solution (Sigma-Aldrich) was diluted to lower concentrations. After the microchannels were filled with the solution, the impedance and phase data were recorded. Figure 15(a) shows the equivalent electrical circuit model for an electrochemical cell. In this model, C_{cell} is the capacitance of the detection cell including the highly polarizable aqueous solution ($\epsilon_r \approx 80$) and parasitic capacitances in the chip [43]. The interface between the solution and the electrodes is represented by a circuit, where R_{sol} is the solution resistance, C_{dl} is the electrical double layer capacitance, R_{ct} is the charge transfer resistance and W is the Warburg impedance. Figure 15(b) shows the Nyquist plots corresponding to impedance measurements of a device for 0.1X concentrated and 0.38X concentrated PBS together with the EIS analysis conducted by fitting curves with the given equivalent electrical circuit model. Using this method, it was possible to estimate the model parameters with a precision of 2%. Figure 15(c) shows the plot of the measured solution conductance ($1/R_{sol}$) versus the used PBS concentration, where a very good linear agreement is observed for concentrations higher than 0.1X. We want to stress that the present electrical characterization was merely




Figure 15. EIS analysis results for different PBS concentrations. (a) The equivalent electrical circuit model for an electrochemical cell. In this model, C_{cell} is the capacitance of the detection cell, R_{sol} is the solution resistance, C_{dl} is the electrical double layer capacitance, R_{ct} is the charge transfer resistance and W is the Warburg impedance. (b) Nyquist plots of the impedance measurements of a device for 0.1X concentrated and 0.38X concentrated PBS together with the EIS analysis conducted by fitting with the given equivalent electrical circuit model. Full lines indicate the model fits, while the squares and circles represent experimental data for 0.1X and 0.38X PBS, respectively. (c) Plot of the measured solution conductance ($1/R_{sol}$) versus the used PBS concentration. The full line is a linear fit with a slope of 0.39 mS/X.

to demonstrate the functionality of the microfluidic chip with platinum electrodes, rather than doing a full electrochemical characterization. In the light of this technology-oriented paper, these results indicate that the parylene-C to SiO_2 bonding process is fully compatible with a technological process for realization of this type of microfluidic device.

5. Conclusion

We have demonstrated the feasibility of a polymer glue bonding technology for realization of high-pressure microfluidics (11.1 MPa) using small cross-sectioned microfluidic channels ($10\ \mu\text{m} \times 10\ \mu\text{m}$) interfaced with multi-layer microelectrodes having small feature size ($2\ \mu\text{m}$). This was achieved by a new low stress parylene-C/SiO₂ bonding process, which is based on bonding an oxygen plasma-activated parylene-C layer that is vapour deposited on a single substrate with a second wafer. Pull tests revealed that the bonding strength was as high as $10\ \text{MPa} \pm 3\ \text{MPa}$ with a minimum yield of 90% per wafer after dicing. The burst pressure of the bonding stacks was on average 7.6 MPa with a standard deviation of 1.7 MPa. We have either identified parylene-C crack generation and propagation or silicon failure as the origin of the device failure, rather than bonding interface failure. Moreover, we reported a microfluidic interface and a wire bonding-free integration approach for our devices, by which high-pressure connections can be reliably established in less than 1 min. Consequently, the overall system improves the burst pressure characteristics, while being compatible with dense metallization and preserving fast and plug-and-play-like fluidic and electrical integration. It is anticipated that our approach can significantly enhance the throughput of experimentation in biomedical microsystems, possibly leading to reduced cost-per-throughput, one of the key parameters in microsystems commercialization.

Acknowledgments

The authors thank Cyrille Hibert and all of the EPFL Center of MicroNanoTechnology staff for their precious help in the elaboration of the microfabrication process. They also thank Jagoda Dobrzynska for her help during cross-section SEM sample preparation.

References

- [1] Huh D, Gu W, Kamotani Y, Grotberg J B and Takayama S 2005 Microfluidics for flow cytometric analysis of cells and particles *Physiol. Meas.* **26** R73
- [2] Kirby B J, Reichmuth D S, Renzi R F, Shepodd T J and Wiedenman B J 2005 Microfluidic routing of aqueous and organic flows at high pressures: fabrication and characterization of integrated polymer microvalve elements *Lab on a Chip* **5** 184–90
- [3] Reichmuth D S, Shepodd T J and Kirby B J 2005 Microchip HPLC of peptides and proteins *Anal. Chem.* **77** 2997–3000
- [4] Reichmuth D S, Shepodd T J and Kirby B J 2004 On-chip high-pressure picoliter injector for pressure-driven flow through porous media *Anal. Chem.* **76** 5063–8
- [5] Zareian-Jahromi M A and Agah M 2010 Microfabricated gas chromatography columns with monolayer-protected gold stationary phases *Microelectromech. Syst.* **19** 294–304
- [6] Zareian-Jahromi M A, Ashraf-Khorassani M, Taylor L T and Agah M 2009 Design, modeling, and fabrication of MEMS-based multicapillary gas chromatographic columns *Microelectromech. Syst.* **18** 28–37
- [7] Bhushan A, Yemane D, Overton E B, Goettert J and Murphy M C 2007 Fabrication and preliminary results for LiGA fabricated nickel micro gas chromatograph columns *Microelectromech. Syst.* **16** 383–93
- [8] Noh H-S, Hesketh P J and Frye-Mason G C 2002 Parylene gas chromatographic column for rapid thermal cycling *Microelectromech. Syst.* **11** 718–25
- [9] Malainou A, Vlachopoulou M E, Triantafyllopoulou R, Tserepi A and Chatzandrouli S 2008 The fabrication of a microcolumn for gas separation using poly(dimethylsiloxane) as the structural and functional material *Micromech. Microeng.* **18** 105007
- [10] Agah M, Lambertus G R, Sacks R and Wise K 2006 High-speed MEMS-based gas chromatography *Microelectromech. Syst.* **15** 1371–8
- [11] Agah M, Potkay J A, Lambertus G, Sacks R and Wise K D 2005 High-performance temperature-programmed microfabricated gas chromatography columns *Microelectromech. Syst.* **14** 1039–50
- [12] Tsao C-W and DeVoe D 2009 Bonding of thermoplastic polymer microfluidics *Microfluidics Nanofluidics* **6** 1–16
- [13] Mair D A, Rolandi M, Snaoko M, Noroski R, Svec F and Fréchet J M J 2007 Room-temperature bonding for plastic high-pressure microfluidic chips *Anal. Chem.* **79** 5097–102
- [14] Hasselbrink E F, Shepodd T J and Rehm J E 2002 High-pressure microfluidic control in lab-on-a-chip devices using mobile polymer monoliths *Anal. Chem.* **74** 4913–8
- [15] Lin C-W, Hsu C-P, Yang H-A, Wang W C and Fang W 2008 Implementation of silicon-on-glass MEMS devices with embedded through-wafer silicon vias using the glass reflow process for wafer-level packaging and 3D chip integration *Micromech. Microeng.* **18** 025018
- [16] Becker H and Gärtner C 2008 Polymer microfabrication technologies for microfluidic systems *Anal. Bioanalytical Chem.* **390** 89–111
- [17] Metz S, Bertsch A, Bertrand D and Renaud P 2004 Flexible polyimide probes with microelectrodes and embedded microfluidic channels for simultaneous drug delivery and multi-channel monitoring of bioelectric activity *Biosens. Bioelectron.* **19** 1309–18
- [18] Kim H and Najafi K 2005 Characterization of low-temperature wafer bonding using thin-film parylene *Microelectromech. Syst.* **14** 1347–55
- [19] Ettouhami A, Essaid A, Ouakrim N, Michel L and Limouri M 1996 Thermal buckling of silicon capacitive pressure sensor *Sensors Actuators A* **57** 167–71
- [20] Niklaus F, Andersson H, Enoksson P and Stemme G 2001 Low temperature full wafer adhesive bonding of structured wafers *Sensors Actuators A* **92** 235–41
- [21] Zhou X, Virasawmy S and Quan C 2009 Wafer-level BCB bonding using a thermal press for microfluidics *Microsyst. Technol.* **15** 573–80
- [22] Wu Q, Lorenz N and Hand D 2009 Localised laser joining of glass to silicon with BCB intermediate layer *Microsyst. Technol.* **15** 1051–7
- [23] Metz S, Jiguet S, Bertsch A and Renaud P 2004 Polyimide and SU-8 microfluidic devices manufactured by heat-depolymerizable sacrificial material technique *Lab on a Chip* **4** 114–20
- [24] Abgrall P and Gué A M 2007 Lab-on-chip technologies: making a microfluidic network and coupling it into a complete microsystem—a review *Micromech. Microeng.* **17** R15
- [25] Poenar D P, Iliescu C, Carp M, Pang A J and Leck K J 2007 Glass-based microfluidic device fabricated by parylene wafer-to-wafer bonding for impedance spectroscopy *Sensors Actuators A* **139** 162–71

- [26] Ziegler D, Suzuki T and Takeuchi S 2006 Fabrication of flexible neural probes with built-in microfluidic channels by thermal bonding of parylene *Microelectromech. Syst.* **15** 1477–82
- [27] Chang T Y, Yadav V G, De Leo S, Mohedas A, Rajalingam B, Chen C-L, Selvarasah S, Dokmeci M R and Khademhosseini A 2007 Cell and protein compatibility of parylene-C surfaces *Langmuir* **23** 11718–25
- [28] Selvarasah S, Chao S H, Chen C L, Sridhar S, Busnaina A, Khademhosseini A and Dokmeci M R 2008 A reusable high aspect ratio parylene-C shadow mask technology for diverse micropatterning applications *Sensors Actuators A* **145–146** 306–15
- [29] Noh H-S, Moon K-S, Cannon A, Hesketh P J and Wong C P 2004 Wafer bonding using microwave heating of parylene intermediate layers *Micromech. Microeng.* **14** 625
- [30] Charlot S, Gué A-M, Tasselli J, Marty A, Abgrall P and Estève D 2008 A low cost and hybrid technology for integrating silicon sensors or actuators in polymer microfluidic systems *Micromech. Microeng.* **18** 017003
- [31] Ko H S, Liu C W, Gau C and Jeng D Z 2008 Flow characteristics in a microchannel system integrated with arrays of micro-pressure sensors using a polymer material *Micromech. Microeng.* **18** 075016
- [32] Belloy E, Sayah A and Gijs M A M 2002 Micromachining of glass inertial sensors *Microelectromech. Syst.* **11** 85–90
- [33] Sayah A, Parashar V K, Pawlowski A G and Gijs M A M 2005 Elastomer mask for powder blasting microfabrication *Sensors Actuators A* **125** 84–90
- [34] Gawad S, Schild L and Renaud P 2001 Micromachined impedance spectroscopy flow cytometer for cell analysis and particle sizing *Lab on a Chip* **1** 76–82
- [35] Tooker A, Meng E, Erickson J, Yu-Chong T and Pine J 2005 Biocompatible parylene neurocages *IEEE Eng. Med. Biol. Mag.* **24** 30–3
- [36] Sim W, Kim B, Choi B and Park J O 2005 Theoretical and experimental studies on the parylene diaphragms for microdevices *Microsyst. Technol.* **11** 11–5
- [37] Harder T A, Tze-Jung Y, Qing H, Chi-Yuan S and Yu-Chong T 2002 Residual stress in thin-film parylene-C *Proc. 15th IEEE Int. Conf. on Micro Electro Mechanical Systems (MEMS 2002) (Las Vegas, NV, USA)* pp 435–438
- [38] Meng E and Yu-Chong T 2005 Parylene etching techniques for microfluidics and bioMEMS *Proc. 18th IEEE Int. Conf. on Micro Electro Mechanical Systems (MEMS 2005) (Miami, FL, USA)* pp 568–71
- [39] Callahan R R A, Raupp G B and Beaudoin S P 2001 Effects of gas pressure and substrate temperature on the etching of parylene-N using a remote microwave oxygen plasma *J. Vac. Sci. Technol. B* **19** 725–31
- [40] Yussuf A A, Sbarski I, Solomon M, Tran N and Hayes J P 2007 Sealing of polymeric-microfluidic devices by using high frequency electromagnetic field and screen printing technique *J. Mater. Process. Technol.* **189** 401–8
- [41] Eddings M A, Michael J A and Bruce G K 2008 Determining the optimal PDMS-PDMS bonding technique for microfluidic devices *Micromech. Microeng.* **18** 067001
- [42] Paul D, Pallandre A, Miserere S, Weber J and Viovy J L 2007 Lamination-based rapid prototyping of microfluidic devices using flexible thermoplastic substrates *Electrophoresis* **28** 1115–22
- [43] Berdat B, Rodríguez A C M, Herrera F and Gijs M A M 2008 Label-free detection of DNA with interdigitated micro-electrodes in a fluidic cell *Lab Chip* **8** 302–8