Jiangang Du et al 2009 J. Micromech. Microeng. 19 075008 doi:10.1088/0960-1317/19/7/075008
Jiangang Du1, Michael L Roukes2 and Sotiris C Masmanidis1
Show affiliationsA method for fabricating planar implantable microelectrode arrays was demonstrated using a process that relied on ultra-thin silicon substrates, which ranged in thickness from 25 to 50 µm. The challenge of handling these fragile materials was met via a temporary substrate support mechanism. In order to compensate for putative electrical shielding of extracellular neuronal fields, separately addressable electrode arrays were defined on each side of the silicon device. Deep reactive ion etching was employed to create sharp implantable shafts with lengths of up to 5 mm. The devices were flip-chip bonded onto printed circuit boards (PCBs) by means of an anisotropic conductive adhesive film. This scalable assembly technique enabled three-dimensional (3D) integration through formation of stacks of multiple silicon and PCB layers. Simulations and measurements of microelectrode noise appear to suggest that low impedance surfaces, which could be formed by electrodeposition of gold or other materials, are required to ensure an optimal signal-to-noise ratio as well a low level of interchannel crosstalk.
85.85.+j Micro- and nano-electromechanical systems (MEMS/NEMS) and devices
07.10.Cm Micromechanical devices and systems
85.40.-e Microelectronics: LSI, VLSI, ULSI; integrated circuit fabrication technology
Instrumentation and measurement
Surfaces, interfaces and thin films
Issue 7 (July 2009)
Received 2 April 2009
Published 23 June 2009
Jiangang Du et al 2009 J. Micromech. Microeng. 19 075008
A C Levi et al 2009 J. Phys.: Condens. Matter 21 225009
E Chung et al 2008 J. Phys.: Conf. Ser. 124 012018
Fereydoon Namavar et al 2007 Nanotechnology 18 415702
Chikashi Arita et al 2009 J. Phys. A: Math. Theor. 42 345002
Jaewon Park et al 2009 J. Micromech. Microeng. 19 065016
M G Levashova 2008 J. Phys. B: At. Mol. Opt. Phys. 41 035701