Hong-Quan Zhao et al 2009 Nanotechnology 20 245203 doi:10.1088/0957-4484/20/24/245203
Hong-Quan Zhao1, Seiya Kasai1,2,3, Yuta Shiratori1,2 and Tamotsu Hashizume1,2
Show affiliationsA two-bit arithmetic logic unit (ALU) was successfully fabricated on a GaAs-based regular nanowire network with hexagonal topology. This fundamental building block of central processing units can be implemented on a regular nanowire network structure with simple circuit architecture based on graphical representation of logic functions using a binary decision diagram and topology control of the graph. The four-instruction ALU was designed by integrating subgraphs representing each instruction, and the circuitry was implemented by transferring the logical graph structure to a GaAs-based nanowire network formed by electron beam lithography and wet chemical etching. A path switching function was implemented in nodes by Schottky wrap gate control of nanowires. The fabricated circuit integrating 32 node devices exhibits the correct output waveforms at room temperature allowing for threshold voltage variation.
84.30.Sk Pulse and digital circuits
61.46.-w Structure of nanoscale materials
81.07.-b Nanoscale materials and structures: fabrication and characterization
85.40.Bh Computer-aided design of microcircuits; layout and modeling
Issue 24 (17 June 2009)
Received 9 January 2009, in final form 27 April 2009
Published 26 May 2009
Hong-Quan Zhao et al 2009 Nanotechnology 20 245203
Hwasung Lee and Y J Lee 2007 J. Phys. A: Math. Theor. 40 3569
Antonia B Kesel et al 2004 Smart Mater. Struct. 13 512
S Ebbinghaus et al 2006 Plasma Sources Sci. Technol. 15 72
F A Hill et al 2009 Nanotechnology 20 255704
F A Hill et al 2009 J. Micromech. Microeng. 19 094015
R Ananthakrishnan et al 2007 J. Phys.: Conf. Ser. 78 012050
V Barbaro et al 2003 Phys. Med. Biol. 48 1661
Kyung-Won Suh 2004 ApJ 615 485
Richard Easther et al JCAP10(2003)014