Quick search Find article
Quick search
Find article

Modelling single-electron-transistor-based readout in the Kane solid-state quantum computer

C I Pakes1, V Conrad1, J C Ang1, F Green2, A S Dzurak3, L C L Hollenberg1, D N Jamieson1 and R G Clark2

Show affiliations


The Kane (Kane B E 1998 Nature 393 133) solid-state quantum computer aims to exploit as qubits an array of31P nuclear spins embedded in a silicon matrix. A proposed scheme for readout of a qubit spin state relies on measurement of the associated spin state of its donor electron, by attempting to induce and detect, using a single-electron transistor (SET), spin-polarized motion of the electron to an adjacent donor site. The sensitivity required of a SET for detection of sub-surface electronic charge motion in a MOS architecture is examined by simulation of the capacitive coupling of the buried charge to the SET device. It is shown that the SET can support readout of the qubit electronic charge states within the appropriate electron spin relaxation time. This paper presents a novel application of Technology Computer Aided Design, which presents itself as a valuable tool for the design of nanoscale device architectures employing precision electrometry for readout of quantum logic states.


PACS

85.35.Gv Single electron devices

72.25.Rb Spin relaxation and scattering

Subjects

Condensed matter: electrical, magnetic and optical

Electronics and devices

Nanoscale science and low-D systems

Dates

Issue 2 (February 2003)

Received 29 August 2002, in final form 7 November 2002

Published 10 January 2003



View by subject




Export








Please login to access our web services, or create an account if you don't yet have one.

You must have cookies enabled in your web browser to be able to login.

Username
Password

Forgotten your password? Get a new one here.